UM

Browse/Search Results:  1-10 of 130 Help

Selected(0)Clear Items/Page:    Sort:
Bird's-eye view of analog and mixed-signal chips for the 21st century Journal article
International Journal of Circuit Theory and Applications, 2021
Authors:  Martins,Rui P.;  Mak,Pui In;  Chan,Chi Hang;  Yin,Jun;  Zhu,Yan;  Chen,Yong;  Lu,Yan;  Law,Man Kay;  Sin,Sai Weng
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
analog and mixed-signal chips  analog digital interface  data converters  energy harvesting  integrated power converters  Internet of Everything  millimeter-wave frequency generators  wireless cellular transceivers  
LDO-Free Power Management System: A 10-bit Pipelined ADC Directly Powered by Inductor-Based Boost Converter with Ripple Calibration Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020,Volume: 67,Issue: 12,Page: 4174-4186
Authors:  Wang,Hanyu;  Sin,Sai Weng;  Lam,Chi Seng;  Maloberti,Franco;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
analog-to-digital converters (ADCs)  boost DC-DC converters  pipelined ADC  Power management  ripple calibration  switching-mode power converters  
A 470-nA Quiescent Current and 92.7%/94.7% Efficiency DCT/PWM Control Buck Converter with Seamless Mode Selection for IoT Application Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020,Volume: 67,Issue: 11,Page: 4085-4098
Authors:  Zeng,Wen Liang;  Ren,Yuan;  Lam,Chi Seng;  Sin,Sai Weng;  Che,Weng Keong;  Ding,Ran;  Martins,Rui Paulo
Favorite |  | TC[WOS]:1 TC[Scopus]:0 | Submit date:2021/03/04
buck converter  discontinuous conduction mode (DCM)  double clock time (DCT) control  Internet of things (IoT)  mode selection  pulse-width-modulation (PWM) current mode control  ultra-low-quiescent current  
Digital Battery Management Unit with Built-In Resistance Compensation, Modulated Frequency Detection and Multi-Mode Protection for Fast, Efficient and Safe Charging Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020,Volume: 67,Issue: 11,Page: 4063-4074
Authors:  Li,Ji Xuan;  Sin,Sai Weng;  Chio,U. Fat;  Wu,Ya Jie;  Lam,Chi Seng;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
Battery management unit (BMU)  built-in resistance (BIR)  modulated frequency detection (MFD)  multi-mode protection (MMP)  pulsed constant current (PCC) mode  
A SAR-ADC-Assisted DC-DC Buck Converter with Fast Transient Recovery Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2020,Volume: 67,Issue: 9,Page: 1669-1673
Authors:  Zeng,Wen Liang;  Bonizzoni,Edoardo;  Wu,Chi Wa;  Lam,Chi Seng;  Sin,Sai Weng;  Chio,U. Fat;  Maloberti,Franco;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
ADC  additional loop compensation  bond-wire inductor  buck converter  current pump  DCM  fast transient recovery  
A 5MHz-BW, 86.1dB-SNDR 4X Time-Interleaved 2nd-Order ΔΣ Modulator with Digital Feedforward Extrapolation in 28nm CMOS Conference paper
IEEE Symposium on VLSI Circuits, Digest of Technical Papers
Authors:  Jiang,Dongyang;  Qi,Liang;  Sin,Sai Weng;  Maloberti,Franco;  Martins,R. P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR with Digital Background Timing Mismatch Calibration Journal article
IEEE Journal of Solid-State Circuits, 2020,Volume: 55,Issue: 3,Page: 693-705
Authors:  Guo,Mingqiang;  Mao,Jiaji;  Sin,Sai Weng;  Wei,Hegong;  Martins,Rui P.
Favorite |  | TC[WOS]:2 TC[Scopus]:3 | Submit date:2021/03/04
Analog-to-digital converter (ADC)  digital background calibration  split ADC  time-interleaved (TI) ADC  timing-skew mismatch  
A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH with DAC Non-Linearity Tolerance Journal article
IEEE Journal of Solid-State Circuits, 2020,Volume: 55,Issue: 2,Page: 344-355
Authors:  Qi,Liang;  Jain,Ankesh;  Jiang,Dongyang;  Sin,Sai Weng;  Martins,Rui P.;  Ortmanns,Maurits
Favorite |  | TC[WOS]:3 TC[Scopus]:4 | Submit date:2021/03/09
Analog-to-digital converter (ADC)  continuous time (CT)  digital-to-analog converter (DAC) linearization  excess loop delay (ELD) compensation  filter  finite-impulse response (FIR)  multibit quantization  noise coupling (NC)  sturdy multistage noise-shaping (SMASH)  successive-approximation register (SAR)  
Analysis, Design and Control of an Integrated Three-Level Buck Converter under DCM Operation Journal article
Journal of Circuits, Systems and Computers, 2020,Volume: 29,Issue: 1
Authors:  Zheng,Wen Ming;  Zeng,Wen Liang;  Chi-Wa,U.;  Lam,Chi Seng;  Lu,Yan;  Sin,Sai Weng;  Wong,Man Chung;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:1 | Submit date:2021/03/09
DCM  fast transient response  low voltage ripple  modeling  Three-level buck converter  voltage mode controller  
A 5 GS/s 29 mW Interleaved SAR ADC with 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications Journal article
IEEE Access, 2020,Volume: 8,Page: 138944-138954
Authors:  Guo,Mingqiang;  Mao,Jiaji;  Sin,Sai Weng;  Wei,Hegong;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:1 | Submit date:2021/03/09
Analog-to-digital converter (ADC)  digital background calibration  digital-mixing  time-interleaved (TI) ADC  timing mismatch