UM

Browse/Search Results:  1-10 of 314 Help

Selected(0)Clear Items/Page:    Sort:
A 600-μm² Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2021,Volume: 68,Issue: 9,Page: 3108-3112
Authors:  Yang, Shiheng;  Yin, Jun;  Xu, Tailong;  Yi, Taimo;  Mak, Pui In;  Li, Qiang;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
analog phase-locked loop (PLL)  Area  charge-sharing integrator  CMOS  digital PLL  hybrid PLL  integer-N  integrator  jitter  ring oscillator  ultra-low power  
A 3.36-GHz Locking-Tuned Type-I Sampling PLL with -78.6-dBc Reference Spur Merging Single-Path Reference-Feedthrough-Suppression and Narrow-Pulse-Shielding Techniques Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2021,Volume: 68,Issue: 9,Page: 3093-3097
Authors:  Huang, Yunbo;  Chen, Yong;  Jiao, Hailong;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
CMOS  narrow pulse shielding  reference (REF) feedthrough suppression  sampling phase-locked loop (S-PLL)  T-shape switch  type-I  voltage-controlled oscillator (VCO)  
An FPGA-Based Energy-Efficient Reconfigurable Convolutional Neural Network Accelerator for Object Recognition Applications Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2021,Volume: 68,Issue: 9,Page: 3143-3147
Authors:  Li, Jixuan;  Un, Ka Fai;  Yu, Wei Han;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
Computation efficiency  convolutional neural network (CNN)  FPGA  object recognition  reconfigurability  
A Time-Domain CMOS Temperature Sensor Using Gated Ring Oscillator with Linearity Optimization Conference paper
ISSCS 2021 - International Symposium on Signals, Circuits and Systems
Authors:  Liu, Yangyang;  Lei, Yu;  Law, Man Kay;  Veigas, Bruno;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
BJT  CMOS temperature sensor  Gated ring oscillator  Linearity optimization  Time domain  
A Sub-0.25pJ/bit 47.6-to-58.8Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberately-Current-Mismatch Frequency Acquisition Technique in 28nm CMOS Conference paper
Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
Authors:  Zhao, Xiaoteng;  Chen, Yong;  Wang, Lin;  Mak, Pui In;  Maloberti, Franco;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
4-level pulse amplitude modulation (PAM-4)  Bang-bang clock and data recovery (BBCDR)  Charge pump (CP)  CMOS  Frequency detector (FD)  Half-rate  Negative (NNC) net current  Positive (PNC)  Reference less  Single loop  Zero (ZNC)  
A 0.003-mm2440fsRMS-Jitter and -64dBc-Reference-Spur Ring-VCO-Based Type-I PLL Using a Current-Reuse Sampling Phase Detector in 28-nm CMOS Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2021,Volume: 68,Issue: 6,Page: 2307-2316
Authors:  Yang, Zunsong;  Chen, Yong;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
CMOS  current-reuse sampling phase detector (CRS-PD)  integrated jitter  loop filter (LF)  master-slave sampling filter (MSSF)  master-slave sampling phase detector (MSS-PD)  phase noise (PN)  Phase-locked loop (PLL)  reference spur  ring voltage-controlled oscillator (VCO)  type-I  type-II  
A Wide-PCE-Dynamic-Range CMOS Cross-Coupled Differential-Drive Rectifier for Ambient RF Energy Harvesting Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2021,Volume: 68,Issue: 6,Page: 1743-1747
Authors:  Chong, Gabriel;  Ramiah, Harikrishnan;  Yin, Jun;  Rajendran, Jagadheswaran;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:1 TC[Scopus]:2 | Submit date:2021/09/20
Ambient RF energy harvesting  CMOS  cross-coupled differential-drive (CCDD)  dynamic range (DR)  rectifier  wireless sensor nodes (WSNs)  
A 5.0-to-6.36GHz Wideband-Harmonic-Shaping VCO Achieving 196.9dBc/Hz Peak FoM and 90-to-180kHz 1/f3PN Corner without Harmonic Tuning Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Authors:  Guo, Hao;  Chen, Yong;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
SARS-CoV-2 RNA detection with duplex-specific nuclease signal amplification Journal article
Micromachines, 2021,Volume: 12,Issue: 2
Authors:  Liu,Meiqing;  Li,Haoran;  Jia,Yanwei;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:1 | Submit date:2021/03/04
Dna Probe  Duplex-specific Nuclease  Rna Detection  Sars-cov-2  Signal Amplification  
Bird's-eye view of analog and mixed-signal chips for the 21st century Journal article
International Journal of Circuit Theory and Applications, 2021
Authors:  Martins,Rui P.;  Mak,Pui In;  Chan,Chi Hang;  Yin,Jun;  Zhu,Yan;  Chen,Yong;  Lu,Yan;  Law,Man Kay;  Sin,Sai Weng
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
analog and mixed-signal chips  analog digital interface  data converters  energy harvesting  integrated power converters  Internet of Everything  millimeter-wave frequency generators  wireless cellular transceivers