UM

Browse/Search Results:  1-7 of 7 Help

Selected(0)Clear Items/Page:    Sort:
A Multiphase Switched-Capacitor Converter for Fully Integrated AMLED Microdisplay System Journal article
IEEE Transactions on Power Electronics, 2020,Volume: 35,Issue: 6,Page: 6001-6011
Authors:  Jiang,Junmin;  Liu,Xun;  Ki,Wing Hung;  Mok,Philip K.T.;  Lu,Yan
Favorite |  | TC[WOS]:5 TC[Scopus]:5 | Submit date:2021/03/11
Active matrix  active-matrix light-emitting diode (AMLED)  battery-connected  dc-dc converter  LED driver  microdisplays (μ-displays)  multiphase interleaving  switched-capacitor (SC) converter  voltage regulator  
A 40-MHz Bandwidth 75-dB SNDR Partial-Interleaving SAR-Assisted Noise-Shaping Pipeline ADC Journal article
IEEE Journal of Solid-State Circuits, 2020
Authors:  Song,Yan;  Zhu,Yan;  Chan,Chi Hang;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/09
Analog-to-digital converter (ADC)  Calibration  Capacitors  Gain  noise-shaping (NS)  offset calibration  Pipelines  Registers  successive approximation register (SAR)-assisted pipeline  System-on-chip  time interleaving.  Transfer functions  
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 3,Page: 850-860
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Zhang, Wai-Hong;  Seng-Pan, U.;  Martins, Rui Paulo
Favorite |  | TC[WOS]:20 TC[Scopus]:27 | Submit date:2018/10/30
1-then-2 B/cycle Sar Adc  Analog-to-digital Conversion  Background Offset Calibration  Multi-bit/cycle Sar Adc  Time Interleaving  
Split-based time-interleaved ADC with digital background timing-skew calibration Conference paper
2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Giardini Naxos, Italy, JUN 12-15, 2017
Authors:  Guo M.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite |  | TC[WOS]:1 TC[Scopus]:2 | Submit date:2019/02/11
Adc  Converters  Digital Background Calibration  Split-adc  Time-interleaving  Timing  
A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017,Volume: 25,Issue: 1,Page: 354-363
Authors:  Zhu, Yan;  Chan, Chi-Hang;  Pan, Seng U.;  Martins, Rui Paulo
Favorite |  | TC[WOS]:8 TC[Scopus]:8 | Submit date:2018/10/30
Offset Calibration  Partial Interleaving (Pi)  Pipelined-sar  Stage-gain Error Calibration  
A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC Journal article
IEEE Journal of Solid-State Circuits, 2016,Volume: 51,Issue: 2,Page: 365-377
Authors:  Chi-Hang Chan;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan (Ben) U;  Rui Paulo Martins
Favorite |  | TC[WOS]:17 TC[Scopus]:22 | Submit date:2019/02/11
Analog-to-digital Conversion  Interleaving  Interpolation  Multibit/cycle Sar  Offset Calibration  
Interleaving radiosity Journal article
Journal of Computer Science and Technology, 2002,Volume: 17,Issue: 1,Page: 1-8
Authors:  Wu E.;  Wang W.
Favorite |  | TC[WOS]:1 TC[Scopus]:1 | Submit date:2019/02/13
Global illumination  Interleaving  Progressive refinement  Radiosity  Shooting and gathering