UM

Browse/Search Results:  1-7 of 7 Help

Selected(0)Clear Items/Page:    Sort:
A 65.5-dB SNDR 8.1-11.1-nW ECG SAR ADC with Adaptive-Latching OSC-Based Comparator and DAC Calibration Journal article
IEEE Solid-State Circuits Letters, 2020,Volume: 3,Page: 482-485
Authors:  Li,Kejin;  Zhang,Wai Hong;  Chen,Yun;  Zhu,Yan;  Chan,Chi Hang;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/09
calibration  ECG analog-to-digital converter (ADC)  LSB-first algorithm  OSC-based comparator  
A Calibration-Free, Reference-Buffer-Free, Type-I Narrow-Pulse-Sampling PLL with -78.7-dBc REF Spur, -128.1-dBc/Hz Absolute In-Band PN and -254-dB FOM Journal article
IEEE Solid-State Circuits Letters, 2020,Volume: 3,Page: 494-497
Authors:  Yang,Zunsong;  Chen,Yong;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/09
CMOS  in-band phase noise (PN)  narrow-pulse-sampling (NPS)  phase-locked loop (PLL)  reference (REF) spur  T-shape switch  type-I  voltage-controlled oscillator (VCO)  
A Two-Phase Three-Level Buck DC-DC Converter with X-Connected Flying Capacitors for Current Balancing Journal article
IEEE Solid-State Circuits Letters, 2020,Volume: 3,Page: 442-445
Authors:  Wang,Chuang;  Lu,Yan;  Huang,Mo;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:3 | Submit date:2021/03/09
Buck converter  cross-connected  current balancing  DC-DC converter  two-phase three-level converter  
A 6.5 ×7μ m2 0.98-to-1.5 mW Nonself-Oscillation-Mode Frequency Divider-by-2 Achieving a Single-Band Untuned Locking Range of 166.6% (4-44 GHz) Journal article
IEEE Solid-State Circuits Letters, 2019,Volume: 2,Issue: 5,Page: 37-40
Authors:  Chen,Yong;  Yang,Zunsong;  Zhao,Xiaoteng;  Huang,Yunbo;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:6 | Submit date:2021/03/09
5G bands  current-mode-logic (CML)  figure-of-merit (FOM)  frequency divider  locking range (LR)  non-self-oscillation-mode (NSOM)  phasor  self-oscillation-mode (SOM)  
A digital LDO with Co-SA logics and TSPC dynamic latches for fast transient response Journal article
IEEE Solid-State Circuits Letters, 2018,Volume: 1,Issue: 6,Page: 154-157
Authors:  Zhao,Lei;  Lu,Yan;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:8 | Submit date:2021/03/09
Continuous-time comparator  digital low-dropout regulator (DLDO)  dynamic logic  transient response  true single-phase clock (TSPC) latch  
A 0.083-mm2 25.2-to-29.5 GHz Multi-LC-Tank Class-F234 VCO with a 189.6-dBc/Hz FOM Journal article
IEEE Solid-State Circuits Letters, 2018,Volume: 1,Issue: 4,Page: 86 - 89
Authors:  Hao Guo;  Yong Chen;  Pui-In Mak;  Rui P. Martins
Favorite |  | TC[WOS]:0 TC[Scopus]:27 | Submit date:2019/03/12
Class-f₂₃₄ Voltage-controlled Oscillator (Vco)  Flicker Noise  Impulse Sensitivity Function (Isf)  Multi-lc-tank  Thermal Noise  Figure-of-merit (Fom)  
A 0.083-mm225.2-to-29.5 GHz multi-LC-Tank class-F234VCO with a 189.6-dBc/Hz FOM Journal article
IEEE Solid-State Circuits Letters, 2018,Volume: 1,Issue: 4,Page: 86-89
Authors:  Guo,Hao;  Chen,Yong;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:27 | Submit date:2021/03/09
Class-F234voltage-controlled oscillator (VCO)  Figureof- merit (FOM)  Flicker noise  Impulse sensitivity function (ISF)  Multi- LC-tank  Thermal noise