UM

Browse/Search Results:  1-1 of 1 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
A 0.0056mm(2) All-Digital MDLL Using Edge Re-Extraction, Dual-Ring VCOs and a 0.3mW Block-Sharing Frequency Tracking Loop Achieving 292fs(rms) Jitter and-249dB FOM Conference paper
Authors:  Yang, Shiheng;  Yin, Jun;  Mak, Pui-In;  Martins, Rui P.;  IEEE
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2018/10/30