UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-10 of 10 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
A 4-μm diameter SPAD using less-doped N-Well guard ring in baseline 65-nm CMOS Journal article
IEEE Transactions on Electron Devices, 2020,Volume: 67,Issue: 5,Page: 2223-2225
Authors:  Lu,Xin;  Law,Man Kay;  Jiang,Yang;  Zhao,Xiaojin;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:2 TC[Scopus]:2 | Submit date:2021/03/04
Baseline CMOS  premature lateral breakdown  single-photon avalanche diode (SPAD)  small pitch  
Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015,Volume: 23,Issue: 12,Page: 3104-3108
Authors:  Yaohua Zhao;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Bandwidth (Bw)  Clock-rate Defined  Cmos  Die Area  Linearity  Low-pass Filter (Lpf)  Switched Capacitor (Sc)  Tunability  Gain-bandwidth Product (Gbw)  
A 0.02 mm2 59.2 dB SFDR 4th-Order SC LPF with 0.5-to-10 MHz Bandwidth Scalability Exploiting a Recycling SC-Buffer Biquad Journal article
IEEE Journal of Solid-State Circuits, 2015,Volume: 50,Issue: 9,Page: 1988-2001
Authors:  Yaohua Zhao;  Pui-In Mak;  Rui P. Martins;  Franco Maloberti
Favorite |  | TC[WOS]:5 TC[Scopus]:6 | Submit date:2019/02/11
1 Db Compression Point ({p1Db)  Butterworth  Channel Selection  Clock Generator  Clock-rate-defined Bandwidth (Bw)  Cmos  Die Area  Figure-of-merit (Fom)  Long-term Evolution (Lte)  Low-pass Filter (Lpf)  Operational Transconductance Amplifier (Ota)  Recycling  Switched Capacitor (Sc)  Wireless Radios  
A 0.0045-mm2 32.4-μW Two-Stage Amplifier for pF-to-nF Load Using CM Frequency Compensation Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2015,Volume: 62,Issue: 3,Page: 246-250
Authors:  Zushu Yan;  Wei Wang;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins
Favorite |  | TC[WOS]:18 TC[Scopus]:18 | Submit date:2019/02/11
Capacitive Load  Capacitor Multiplier  Cmos  Frequency Compensation  Stability  Two-stage Amplifier  
Optimization of microwatt on-chip charge pump for single-chip solar energy harvesting Conference paper
2013 IEEE International Conference of Electron Devices and Solid-state Circuits, Hong Kong, PEOPLES R CHINA, JUN 03-05, 2013
Authors:  Zhiyuan Chen;  Man-Kay Law;  Pui-In Mak;  Rui P. Martins
Favorite |  | TC[WOS]:0 TC[Scopus]:1 | Submit date:2019/02/11
A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS Conference paper
2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), Singapore, SINGAPORE, NOV 11-13, 2013
Authors:  Yaohua Zhao;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins
Favorite |  | TC[WOS]:7 TC[Scopus]:6 | Submit date:2019/02/11
Bandwidth  Cmos  Linearity  Lowpass Filter (Lpf)  Operational Transconductance Amplifier (Ota)  Software-defined Radio  Switched Capacitor (Sc)  
Ultra-area-efficient three-stage amplifier using current buffer Miller compensation and parallel compensation Journal article
Electronics Letters, 2012,Volume: 48,Issue: 11,Page: 624-626
Authors:  Z. Yan;  P.-I. Mak;  M.-K. Law;  R.P. Martins
Favorite |  | TC[WOS]:9 TC[Scopus]:14 | Submit date:2019/02/11
0.07mm 2, 2mW, 75MHz-IF, fourth-order BPF using source-follower-based resonator in 90nm CMOS Journal article
Electronics Letters, 2012,Volume: 48,Issue: 10,Page: 552-554
Authors:  Chen Y.;  Mak P.-I.;  Zhang L.;  Wang Y.
Favorite |  | TC[WOS]:10 TC[Scopus]:10 | Submit date:2019/02/12
A 0.016mm2144μW three-stage amplifier capable of driving 1-to-15nF capacitive load with >0.95MHz GBW Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference, San Francisco, CA, United states, 2 19, 2012 - 2 23, 2012
Authors:  Yan, Zushu;  Mak, Pui-In;  Law, Man-Kay;  Martins, Rui
Favorite |  | TC[WOS]:86 TC[Scopus]:13 | Submit date:2018/11/06
On-Chip Unsteady Reference Voltage Compensation Techniques for Very-High-Speed Pipelined ADC Conference paper
Proc. IEEE/IEE Regional Inter-University Post-graduate EEE Conference – RIUPEEEC 2005, Hong Kong, China, Jun. 2005
Authors:  Weng-Ieng Mok;  Pui-In Mak;  Seng-Pan U;  R. P. Martins
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/28
High-speed  Pipelined Analog-to-digital Converter  Reference Voltage  Voltage Buffer