UM

Browse/Search Results:  1-10 of 12 Help

Selected(0)Clear Items/Page:    Sort:
A 0.0285-mm² 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Reference and Separate FD Pulling Off an 8.2-Gb/s/μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS Journal article
IEEE Journal of Solid-State Circuits, 2021
Authors:  Zhao, Xiaoteng;  Chen, Yong;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/10/28
Acquisition Speed  Bang-bang Clock And Data Recovery (Bbcdr)  Charge Pump (Cp)  Clocks  Cmos  Detectors  Four-level Pulse Amplitude Modulation (Pam-4)  Frequency Detector (Fd)  Frequency Modulation  Hybrid Control Circuit (Hcc)  Jitter  Jitter Tolerance (Jtol)  Jitter Transfer Function (Jtf)  Logic Gates  Phase Detector (Pd)  Strobe Point (Sp).  Switches  Voltage-controlled Oscillators  
A Millimeter-Wave CMOS VCO Featuring a Mode-Ambiguity-Aware Multi-Resonant-RLCM Tank Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2021
Authors:  Guo, Hao;  Chen, Yong;  Yang, Chaowei;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:1 TC[Scopus]:1 | Submit date:2021/09/20
1/f³  Phase Noise Corner  Cmos  Common-mode (Cm)  Differential-mode (Dm)  Figure-of-merit (Fom)  Flicker (1/f) Noise  Harmonic Analysis  Impulse Sensitivity Function (Isf)  Inductance  Inductor-capacitor (Lc) Tank  Inductors  Mos Devices  Resistance  Resistor-inductor-capacitor-mutual Inductance (Rlcm).  Resistors  Thermal Noise  Voltage-controlled Oscillator (Vco)  Voltage-controlled Oscillators  
A 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2021
Authors:  Chen, Peng;  Meng, Xi;  Yin, Jun;  Mak, Pui In;  Martins, Rui P.;  Staszewski, Robert Bogdan
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
ADPLL  Bandwidth  Bluetooth LE (BLE)  Circuit stability  DCO  DTC  fractional-N PLL  Gain  inverse-class-F  Jitter  low power  Oscillators  Phase locked loops  phase noise (PN)  Quantization (signal)  TDC  the IoT.  
Multiplying DLLs Book chapter
出自: Phase-Locked Frequency Generation and Clocking:Institution of Engineering and Technology, 2020, 页码: 645-664
Authors:  Yang, Shiheng;  Yin, Jun;  Mak, Pui In;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/12/03
Clocks  Delay Lock Loops  Jitter  Low-power Electronics  Multiplying Circuits  System-on-chip  Voltage-controlled Oscillators  
Using EDA Tools to Push the Performance Boundaries of an Ultralow-Power IoT-VCO at 65nm Conference paper
SMACD 2019 - 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Proceedings
Authors:  Martins,Ricardo;  Lourenço,Nuno;  Horta,Nuno;  Yin,Jun;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:1 | Submit date:2021/03/09
16.3 A -246dB Jitter-FoM 2.4GHz Calibration-Free Ring-Oscillator PLL Achieving 9% Jitter Variation over PVT Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Authors:  Yang,Xiaofeng;  Chan,Chi Hang;  Zhu,Yan;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:6 | Submit date:2021/03/09
A Comparative Study of 8-Phase Feedforward-Coupling Ring VCOs Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2018
Authors:  Iat-Fai Sun;  Jun Yin;  Pui-In Mak;  Rui P. Martins
Favorite |  | TC[WOS]:5 TC[Scopus]:6 | Submit date:2019/03/12
8-phase Ring Voltage-controlled Oscillators (Rvco)  Cmos  Feedforward Coupling (Fc)  Phase Noise  Bimodal Oscillation  Clock Generation  Lo Generation  
Design and Optimization of a Class-C/D VCO for Ultra-Low-Power IoT and Cellular Applications Conference paper
SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
Authors:  Martins R.;  Lourenco N.;  Horta N.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Transformer-Based Design Techniques for Oscillators and Frequency Dividers Book
Switzerland:Springer, 2016
Authors:  Howard Cam Luong;  Jun Yin
Favorite |  | TC[WOS]:0 TC[Scopus]:12 | Submit date:2019/04/03
Cmos Pll Synthesizers  Voltage-controlled Oscillators  Mm-wave Integrated Circuits And Systems  Cmos Radio-frequency Integrated Circuits  Integrated Frequency Synthesizers For Wireless Systems  Low Power Vco Design  Low-voltage Cmos Rf Frequency  Oscillators And Frequency Dividers  Phase-locked Loops  Synthesizers  
Wide Input Range Supply Voltage Tolerant Capacitive Sensor Readout Using On-Chip Solar Cell Journal article
Journal of Circuits, Systems and Computers, 2016,Volume: 25,Issue: 1
Authors:  Suyan Fan;  Man-Kay Law;  Mingzhong Li;  Zhiyuan Chen;  Chio-In Ieong;  Pui-In Mak;  Rui P. Martins
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
On-chip Solar Cell  Capacitive Sensor Readout  Ultra-low Voltage  Ultra-low Power  Two-step Conversion  Psrr