UM

Browse/Search Results:  1-5 of 5 Help

Selected(0)Clear Items/Page:    Sort:
A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC with Dynamic Gm-R-Based Amplifier Journal article
IEEE Journal of Solid-State Circuits, 2020,Volume: 55,Issue: 2,Page: 322-332
Authors:  Jiang,Wenning;  Zhu,Yan;  Zhang,Minglei;  Chan,Chi Hang;  Martins,Rui Paulo
Favorite |  | TC[WOS]:5 TC[Scopus]:8 | Submit date:2021/03/09
Analog-to-digital converter (ADC)  Gm-R amplifier  pipelined-successive approximation register (SAR) ADC  residue amplifier (RA)  SAR  SAR-assisted pipelined ADC  temperature compensation  
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC with Background Inter-Stage Offset Calibration Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Authors:  Song,Yan;  Zhu,Yan;  Chan,Chi Hang;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:3 | Submit date:2021/03/04
A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques Journal article
IEEE Journal of Solid-State Circuits, 2019,Volume: 54,Issue: 12,Page: 3396-3409
Authors:  Zhang,Minglei;  Chan,Chi Hang;  Zhu,Yan;  Martins,Rui P.
Favorite |  | TC[WOS]:6 TC[Scopus]:9 | Submit date:2021/03/09
Analog-to-digital converter (ADC)  and temperature (PVT) robustness  low power supply  process  successive approximation register (SAR)  threshold crossing detector  time residue generator (TRG)  time-domain ADC  time-to-digital converter (TDC)  two-step TDC  voltage  voltage-to-time converter (VTC)  
Selected Topics in Power, RF, and Mixed-Signal ICs Book
Gistrup, Denmark:River Publishers, 2017
Authors:  Yan Lu;  Chi-Seng Lam
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/04/03
Dc-dc Switching Converters  Iot Applications  Analog And Digital Regulators  Analog And Digital Frequency Synthesizers  Hybrid Adc Architecture  Cmos Image Sensors  Cmos Temperature Sensors  Cmos Millimeter-wave Power Amplifiers  Zigbee  Ble Transmitter  
An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS Journal article
IEEE Journal of Solid-State Circuits, 2016,Volume: 51,Issue: 5,Page: 1223-1234
Authors:  Yan Zhu;  Chi-Hang Chan;  Seng-Pan U;  Rui Paulo Martins
Favorite |  | TC[WOS]:22 TC[Scopus]:24 | Submit date:2019/02/11
Offset Calibration  Pipelined-successive Approximation Register (Sar) Analog-to-digital Converter (Adc)  Sar Logic