UM

Browse/Search Results:  1-10 of 55 Help

Selected(0)Clear Items/Page:    Sort:
A Single-Stage Delay-Tuned Active Rectifier for Constant-Current Constant-Voltage Wireless Charging Conference paper
Proceedings of 2020 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2020
Authors:  Bai,Xianglong;  Mao,Fangyu;  Lu,Yan;  Zhan,Chenchang;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
active rectifier  constant current  constant voltage  current sensing  Li-ion battery charging  single-stage wireless charging  
A 0.04% BER Strong PUF with Cell-Bias-Based CRPs Filtering and Background Offset Calibration Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020,Volume: 67,Issue: 11,Page: 3853-3865
Authors:  Liu,Jiahao;  Zhu,Yan;  Chan,Chi Hang;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/04
authentication  hardware security  Internet of Things  low power  machine learning attacks  Physical unclonable function (PUF)  
A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC Journal article
IEEE Journal of Solid-State Circuits, 2020,Volume: 55,Issue: 2,Page: 312-321
Authors:  Song,Yan;  Chan,Chi Hang;  Zhu,Yan;  Martins,Rui P.
Favorite |  | TC[WOS]:5 TC[Scopus]:5 | Submit date:2021/03/09
Alternative loading capacitor (ALC)  analog-to-digital converter (ADC)  multiplying digital-to-analog converter (MDAC) reusing  noise shaping (NS)  successive approximation register (SAR)-assisted pipeline  
A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020
Authors:  Zhao,Xiaoteng;  Chen,Yong;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/09
bang- bang clock and data recovery (BBCDR)  bang-bang phase detector (BBPD)  CMOS  four- and eight-level pulse amplitude modulation (PAM-4/-8)  half rate  Hogge and Alexander PD  jitter tolerance (JTOL).  jitter transfer function (JTF)  non-return-to-zero (NRZ)  StrongARM comparator  
A 5 GS/s 29 mW Interleaved SAR ADC with 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications Journal article
IEEE Access, 2020,Volume: 8,Page: 138944-138954
Authors:  Guo,Mingqiang;  Mao,Jiaji;  Sin,Sai Weng;  Wei,Hegong;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:1 | Submit date:2021/03/09
Analog-to-digital converter (ADC)  digital background calibration  digital-mixing  time-interleaved (TI) ADC  timing mismatch  
A 65.5-dB SNDR 8.1-11.1-nW ECG SAR ADC with Adaptive-Latching OSC-Based Comparator and DAC Calibration Journal article
IEEE Solid-State Circuits Letters, 2020,Volume: 3,Page: 482-485
Authors:  Li,Kejin;  Zhang,Wai Hong;  Chen,Yun;  Zhu,Yan;  Chan,Chi Hang;  Martins,Rui Paulo
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/09
calibration  ECG analog-to-digital converter (ADC)  LSB-first algorithm  OSC-based comparator  
A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery Circuit (BBCDR) in 28-nm CMOS Conference paper
Proceedings - APCCAS 2019: 2019 IEEE Asia Pacific Conference on Circuits and Systems: Innovative CAS Towards Sustainable Energy and Technology Disruption
Authors:  Zhao,Xiaoteng;  Chen,Yong;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/03/09
4-/8-level pulse amplitude modulation (PAM-4/8)  bang-bang phase detector (BBPD)  clock and data recovery (CDR)  half rate  non-return to zero (NRZ)  StrongARM comparator  voltage-to-current (V/I) converter  XOR  
Background Offset Calibration for Comparator Based on Temperature Drift Profile Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 10,Page: 1648-1652
Authors:  Li,Xiaochao;  Chan,Chi Hang;  Zhang,Qi;  Zhu,Yan;  Martins,R. P.
Favorite |  | TC[WOS]:0 TC[Scopus]:2 | Submit date:2021/03/09
background self-calibration  Offset drift  preamplifier comparator  
Adjunctive memantine for major mental disorders: A systematic review and meta-analysis of randomized double-blind controlled trials Journal article
Schizophrenia Research, 2019,Volume: 209,Page: 12-21
Authors:  Zheng,Wei;  Zhu,Xiao Min;  Zhang,Qing E.;  Cai,Dong Bin;  Yang,Xin Hu;  Zhou,Yan Ling;  Ungvari,Gabor S.;  Ng,Chee H.;  He,Shu Hua;  Peng,Xiao Jiang;  Ning,Yu Ping;  Xiang,Yu Tao
Favorite |  | TC[WOS]:9 TC[Scopus]:12 | Submit date:2021/03/02
Bipolar disorder  Major depressive disorder  Memantine  NMDA receptor antagonists  Schizophrenia  
A 0.0056-mm2 -249-dB-FoM All-Digital MDLL using a block-sharing offset-free frequency-tracking loop and dual multiplexed-ring VCOs Journal article
IEEE Journal of Solid-State Circuits, 2019,Volume: 54,Issue: 1,Page: 88-98
Authors:  Yang S.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite |  | TC[WOS]:10 TC[Scopus]:10 | Submit date:2019/02/11
Clock Multiplier  Digital-controlled Delay Line (Dcdl)  Frequency-tracking Loop (Ftl)  Injection-locked Phase-locked Loop (Il-pll)  Multiplying Delay-locked Loop (Mdll)  Phase Noise  Ring Voltage-controlled Oscillator (Rvco)  Root-mean-square (Rms) Jitter