UM  > INSTITUTE OF MICROELECTRONICS
Affiliated with RCfalse
Status已發表Published
27.6 A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration
Zhang, Hongshuai; Zhu, Yan; Chan, Chi Hang; Martins, R. P.
2021-02-13
Conference NameIEEE International Solid-State Circuits Conference (ISSCC)
Source PublicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume64
Pages380-382
Conference DateFEB 13-22, 2021
Conference PlaceELECTR NETWORK
Abstract

To suppress the gain error from dynamic-power amplifiers, recently presented approaches including gain-error shaping (GES) [1], digital amplifiers [2] and closed-loop dynamic amplifiers [3] are promising alternatives for calibrations. However, due to the high gain and stability requirements, it is difficult to run the closed-loop dynamic amplifier [3] at high speed. The digital amplifier [2] calls for a low-noise comparator, which is both power-inefficient and high-speed unfriendly. The GES shapes the inter-stage gain (ISG) error of the SAR-assisted pipeline ADC into high frequencies [1]. Nevertheless, its extra 1st stage DAC and digital error feedback significantly confines the overall pipelined speed. Rather than a dedicated effort to handle the ISG error, this paper explores an architectural approach that inherently tolerates it. We incorporate together the shaping of the gain and quantization errors, thereby omitting any additional feedback operations or hardware. Further, with the partial-interleaving (PI) 1st stage, the noise-shaping (NS) SAR-assisted pipeline ADC (N-0 MASH) runs at 400MHz with 25MHz bandwidth (BW). It demonstrates a gain-error tolerability in the 3dB-SNDR-deviation of -16% to + 12#x0025; from a nominal 75dB SNDR.

DOI10.1109/ISSCC42613.2021.9365833
URLView the original
Indexed ByCPCI-S
Language英語English
WOS Research AreaEngineering
WOS SubjectEngineering, Electrical & Electronic
WOS IDWOS:000662193600151
Scopus ID2-s2.0-85102337846
Fulltext Access
Citation statistics
Cited Times [WOS]:0   [WOS Record]     [Related Records in WOS]
Document TypeConference paper
CollectionINSTITUTE OF MICROELECTRONICS
Faculty of Science and Technology
AffiliationUniversity of Macau, Macao
First Author AffilicationUniversity of Macau
Recommended Citation
GB/T 7714
Zhang, Hongshuai,Zhu, Yan,Chan, Chi Hang,et al. 27.6 A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration[C],2021:380-382.
APA Zhang, Hongshuai,Zhu, Yan,Chan, Chi Hang,&Martins, R. P..(2021).27.6 A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration.Digest of Technical Papers - IEEE International Solid-State Circuits Conference,64,380-382.
Files in This Item:
There are no files associated with this item.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Zhang, Hongshuai]'s Articles
[Zhu, Yan]'s Articles
[Chan, Chi Hang]'s Articles
Baidu academic
Similar articles in Baidu academic
[Zhang, Hongshuai]'s Articles
[Zhu, Yan]'s Articles
[Chan, Chi Hang]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Zhang, Hongshuai]'s Articles
[Zhu, Yan]'s Articles
[Chan, Chi Hang]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.