UM
An Analog-Proportional Digital-Integral Multiloop Digital LDO with PSR Improvement and LCO Reduction
Huang,Mo; Lu,Yan; Martins,Rui P.
2020-06-01
Source PublicationIEEE Journal of Solid-State Circuits
ISSN0018-9200
Volume55Issue:6Pages:1637-1650
AbstractThis article presents a low-dropout regulator (LDO), with analog-proportional (AP) and digital integral (DI) controls. The design concerns are discussed at first, on how to improve the load transient response, enhance the power supply rejection (PSR), and reduce the limit cycle oscillation (LCO). For a good output dc accuracy, the DI section is implemented with shift-register-based coarse- and fine-tuning loops. Meanwhile, the AP section, based on a low-supply flipped-voltage follower (FVF), can respond fast to the load step and input supply ripple. A replica loop is used to define the steady-state output current of AP, allowing a sufficient dynamic swing against the supply ripple. To lower the load current range with no LCO, the AP section will output all the current at very light load. An error amplifier (EA) with moderate gain is added to improve the light-load output accuracy. This EA also improves the PSR by approximately 6 dB. Fabricated in a 65-nm CMOS process, a 65-mV undershoot is measured with a 0-10-mA load current step under 0.6-V supply voltage and 50-mV dropout. Due to the fast AP, a 5-MHz operation clock is applied to the digital section, reducing the overall quiescent current to 29 \mu \text{A}. A 0.37-ps figure of merit (FoM) is then achieved. A -22-dB PSR at 1 MHz is measured at 0.6-V supply, 100-mV dropout, and 10-mA load current.
KeywordDigital fast response low dropout regulator (LDO) power supply rejection (PSR) proportional-integral (PI) control
DOI10.1109/JSSC.2020.2967540
URLView the original
Language英语
Fulltext Access
Citation statistics
Cited Times [WOS]:7   [WOS Record]     [Related Records in WOS]
Document TypeJournal article
CollectionUniversity of Macau
Corresponding AuthorLu,Yan
AffiliationState Key Laboratory of Analog and Mixed-Signal VLSI,Institute of Microelectronics,University of Macau,999078,Macao
First Author AffilicationUniversity of Macau
Corresponding Author AffilicationUniversity of Macau
Recommended Citation
GB/T 7714
Huang,Mo,Lu,Yan,Martins,Rui P.. An Analog-Proportional Digital-Integral Multiloop Digital LDO with PSR Improvement and LCO Reduction[J]. IEEE Journal of Solid-State Circuits,2020,55(6):1637-1650.
APA Huang,Mo,Lu,Yan,&Martins,Rui P..(2020).An Analog-Proportional Digital-Integral Multiloop Digital LDO with PSR Improvement and LCO Reduction.IEEE Journal of Solid-State Circuits,55(6),1637-1650.
MLA Huang,Mo,et al."An Analog-Proportional Digital-Integral Multiloop Digital LDO with PSR Improvement and LCO Reduction".IEEE Journal of Solid-State Circuits 55.6(2020):1637-1650.
Files in This Item:
There are no files associated with this item.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Huang,Mo]'s Articles
[Lu,Yan]'s Articles
[Martins,Rui P.]'s Articles
Baidu academic
Similar articles in Baidu academic
[Huang,Mo]'s Articles
[Lu,Yan]'s Articles
[Martins,Rui P.]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Huang,Mo]'s Articles
[Lu,Yan]'s Articles
[Martins,Rui P.]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.