UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-6 of 6 Help

Filters                                
Selected(0)Clear Items/Page:    Sort:
A 12b 180MS/s 0.068mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction Conference paper
ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, Lausanne, Switzerland, 12-15 Sept. 2016
Authors:  Jianyu Zhong;  Yan Zhu;  Chi-Hang Chan;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins
Favorite  |  View/Download:13/0  |  Submit date:2019/02/11
An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS Journal article
IEEE Journal of Solid-State Circuits, 2016,Volume: 51,Issue: 5,Page: 1223-1234
Authors:  Yan Zhu;  Chi-Hang Chan;  Seng-Pan U;  Rui Paulo Martins
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Offset Calibration  Pipelined-successive Approximation Register (Sar) Analog-to-digital Converter (Adc)  Sar Logic  
A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC Journal article
IEEE Journal of Solid-State Circuits, 2016,Volume: 51,Issue: 2,Page: 365-377
Authors:  Chi-Hang Chan;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan (Ben) U;  Rui Paulo Martins
Favorite  |  View/Download:9/0  |  Submit date:2019/02/11
Analog-to-digital Conversion  Interleaving  Interpolation  Multibit/cycle Sar  Offset Calibration  
Capacitive Floating Level Shifter: Modeling and Design Conference paper
TENCON 2015 - 2015 IEEE Region 10 Conference, Macao, China, 1-4 Nov. 2015
Authors:  Wen-Ming Zheng;  Chi-Seng Lam;  Sai-Weng Sin;  Yan Lu;  Man-Chung Wong;  Seng-Pan U.;  R.P. Martins
Favorite  |  View/Download:10/0  |  Submit date:2018/12/23
Level Shifter  Floating Level Shifter  Dc-dc Converter  Fully-integrated  Switched-capacitor  
An all-factor modulation bandwidth extension technique for delta-sigma PLL transmitter Conference paper
TENCON 2015 - 2015 IEEE Region 10 Conference, Macao, China, 1-4 Nov. 2015
Authors:  Mo Huang;  Yan Lu;  Xiao-ming Xiong;  Seng-Pan U;  R. P. Martins
Favorite  |  View/Download:4/0  |  Submit date:2019/02/11
Delta-sigma  Transmitters  Modulation Bandwidth Extension  Phase Locked Loop (Pll)  
A digital LDO with transient enhancement and limit cycle oscillation reduction Conference paper
2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Jeju, South Korea, 25-28 Oct. 2016
Authors:  Mo Huang;  Yan Lu;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Low Dropout Regulator (Ldo)  Digital Control  Coarse-fine-tuning (Cft)  Burst-mode  Limit Cycle Oscillation (Lco)  Feed-forward Path  Compensation Zero