UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-6 of 6 Help

Filters                                        
Selected(0)Clear Items/Page:    Sort:
Limit Cycle Oscillation Reduction for Digital Low Dropout Regulators Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2016,Volume: 63,Issue: 9,Page: 903-907
Authors:  Huang M.;  Lu Y.;  Sin S.-W.;  Seng P.;  Martins R.P.;  Ki W.-H.
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Compensation Zero  Describing Function  Digital Control  Feedforward Path  Limit Cycle Oscillation (Lco)  Low Dropout Regulator (Ldo)  Sampled Nonlinear System  
A Fully Integrated Digital LDO With Coarse-Fine-Tuning and Burst-Mode Operation Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2016,Volume: 63,Issue: 7,Page: 683-687
Authors:  Huang M.;  Lu Y.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite  |  View/Download:7/0  |  Submit date:2019/02/11
Burst Mode  Coarse-fine-tuning (Cft)  Digital Control  Dynamic Voltage Scaling (Dvs)  Energy-efficient Digital  Fast Transient  Low Dropout Regulator (Ldo)  
A 2-μW 45-nV/√Hz Readout Front End with Multiple-Chopping Active-High-Pass Ripple Reduction Loop and Pseudofeedback DC Servo Loop Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2016,Volume: 63,Issue: 4,Page: 351-355
Authors:  Jiangchao Wu;  Man-Kay Law;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:11/0  |  Submit date:2019/02/11
Capacitively Coupled Instrumentation Amplifier (Ccia)  Dc Servo Loop (Dsl)  Multiple Chopping  Neural Recording Front End  Pseudofeedback Amplifier  Ripple Reduction Loop (Rrl)  
A 0.0045-mm2 32.4-μW Two-Stage Amplifier for pF-to-nF Load Using CM Frequency Compensation Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2015,Volume: 62,Issue: 3,Page: 246-250
Authors:  Zushu Yan;  Wei Wang;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins
Favorite  |  View/Download:15/0  |  Submit date:2019/02/11
Capacitive Load  Capacitor Multiplier  Cmos  Frequency Compensation  Stability  Two-stage Amplifier  
Design and experimental verification of a power effective Flash-SAR subranging ADC Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2010,Volume: 57,Issue: 8,Page: 607-611
Authors:  U-Fat Chio;  He-Gong Wei;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins;  Franco Maloberti
Favorite  |  View/Download:22/0  |  Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Digital Error Correction (Dec)  Flash Adc  Sar Adc  Subranging Adc  
A rapid power-switchable track-and-hold amplifier in 90-nm CMOS Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2010,Volume: 57,Issue: 1,Page: 16
Authors:  He-Gong Wei;  U-Fat Chio;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins
Favorite  |  View/Download:13/0  |  Submit date:2018/10/30
High-accuracy  High-speed  Power Switchable  Track-and-hold (T/h)