×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
Title
Creator
Date Issued
Subject Area
Keyword
Document Type
Source Publication
Date Accessioned
Indexed By
Publisher
Funding Project
MOST Discipline Catalogue
Study Hall
Image search
Paste the image URL
Home
Collections
Authors
DocType
Subjects
K-Map
Evaluation
K-Integration
News
Search in the results
Collection
Faculty of... [3]
INSTITUTE ... [1]
Authors
RUI PAULO ... [3]
SIN SAI WE... [2]
U SENG PAN [1]
ZHU YAN [1]
CHAN CHI H... [1]
Document Type
Conference... [3]
Journal ar... [2]
Date Issued
2019 [1]
2018 [2]
2017 [1]
2009 [1]
Language
英语 [3]
英語 [2]
Source Publication
2009 Inter... [1]
2017 13th ... [1]
IEEE Trans... [1]
IEEE Trans... [1]
Funding Project
Indexed By
SCI [3]
CPCI [1]
Funding Organization
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-5 of 5
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Title Ascending
Title Descending
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Submit date Ascending
Submit date Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Accuracy-enhanced variance-based time-skew calibration using SAR as window detector
Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019,Volume: 27,Issue: 2,Page: 481-485
Authors:
Liu J.
;
Chan C.-H.
;
Sin S.-W.
;
Seng-Pan U.
;
Martins R.P.
Favorite
|
View/Download:33/0
|
TC[WOS]:
2
TC[Scopus]:
2
|
Submit date:2019/02/13
Bandwidth mismatches
split-digital to analog converter (DAC)
successive-approximation-register (SAR) analog-to-digital converter (ADC)
time-interleaved (TI)
variance based
window detector (WD)
A 14-Bit Split-Pipeline ADC With Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current
Conference paper
Authors:
Mao, Jiaji
;
Guo, Mingqiang
;
Sin, Sai-Weng
;
Martins, Rui Paulo
Favorite
|
View/Download:35/0
|
TC[WOS]:
2
TC[Scopus]:
3
|
Submit date:2018/10/30
Analog-to-digital conversion
digital background calibration
pipelined ADC
split ADC
opamp-sharing technique
A 14-Bit Split-Pipeline ADC with Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current
Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2018,Volume: 65,Issue: 10,Page: 1380-1384
Authors:
Mao J.
;
Guo M.
;
Sin S.-W.
;
Martins R.P.
Favorite
|
View/Download:8/0
|
TC[WOS]:
2
TC[Scopus]:
3
|
Submit date:2019/02/11
Analog-to-digital conversion
digital background calibration
opamp-sharing technique
pipelined ADC
split ADC
Split-based time-interleaved ADC with digital background timing-skew calibration
Conference paper
2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Giardini Naxos, Italy, JUN 12-15, 2017
Authors:
Guo M.
;
Sin S.-W.
;
Seng-Pan U.
;
Martins R.P.
Favorite
|
View/Download:20/0
|
TC[WOS]:
1
TC[Scopus]:
1
|
Submit date:2019/02/11
Adc
Converters
Digital Background Calibration
Split-adc
Time-interleaving
Timing
Parasitic calibration by two-step ratio approaching techinque for split capacitor array SAR ADCs
Conference paper
2009 International SoC Design Conference, ISOCC 2009, Busan, South Korea, 22-24 Nov. 2009
Authors:
Wong S.-S.
;
Zhu Y.
;
Chan C.-H.
;
Chio U.-F.
;
Sin S.-W.
;
U S.-P.
;
Martins R.P.
Favorite
|
View/Download:23/0
|
TC[WOS]:
5
TC[Scopus]:
9
|
Submit date:2019/02/11
Analog-to-digital Converter (Adc)
Offset Calibration
Parasitic Calibration
Split Capacitor Array
Sucessive Approximation Register (Sar)