UM

Browse/Search Results:  1-2 of 2 Help

Selected(0)Clear Items/Page:    Sort:
A Slew Rate Variation Compensated 2 x VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019,Volume: 66,Issue: 1,Page: 116-120
Authors:  Lee, Tzung-Je;  Tsai, Tsung-Yi;  Lin, Wei;  Chio, U-Fat;  Wang, Chua-Chin
Favorite  |  View/Download:19/0  |  Submit date:2019/01/17
I/O buffer  mixed-voltage tolerant  PVT variation  leakage  slew rate compensation  
A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017,Volume: 25,Issue: 11,Page: 3166-3174
Authors:  Lee, Tzung-Je;  Tsai, Tsung-Yi;  Lin, Wei;  Chio, U-Fat;  Wang, Chua-Chin
Favorite  |  View/Download:8/0  |  Submit date:2018/10/30
Dynamic leakage reduction  I/O buffer  mixed-voltage tolerant  process-voltage-temperature (PVT) variation  slew rate compensation