UM

浏览/检索结果: 共1条,第1-1条 帮助

已选(0)清除 条数/页:   排序方式:
A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018,Volume: 65,Issue: 11,Page: 1534-1538
作者:  Wang, X. Shawn;  Jin, Xin;  Du, Jieqiong;  Li, Yilei;  Du, Yuan;  Wong, Chien-Heng;  Kuan, Yen-Cheng;  Chan, Chi-Hang;  Chang, Mau-Chung Frank
收藏  |  浏览/下载:3/0  |  提交时间:2019/01/17
Analog-to-digital converter (ADC)  virtual-ground sampling  SAR  time-interleaved