×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
Title
Creator
Date Issued
Subject Area
Keyword
Document Type
Source Publication
Date Accessioned
Indexed By
Publisher
Funding Project
MOST Discipline Catalogue
Study Hall
Image search
Paste the image URL
Home
Collections
Authors
DocType
Subjects
K-Map
Evaluation
K-Integration
News
Search in the results
Collection
INSTITUTE ... [3]
Faculty of... [3]
Authors
RUI PAULO ... [3]
U SENG PAN [3]
ZHU YAN [3]
CHAN CHI H... [3]
SIN SAI WE... [2]
Document Type
Journal ar... [5]
Conference... [2]
论文 [2]
Date Issued
2020 [1]
2018 [6]
2016 [1]
2013 [1]
Language
英语 [7]
英語 [2]
Source Publication
IEEE Journ... [5]
IEEE JOURN... [1]
IEEE Trans... [1]
Funding Project
Indexed By
SCI [5]
CPCI [2]
Funding Organization
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-9 of 9
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Title Ascending
Title Descending
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Submit date Ascending
Submit date Descending
Author Ascending
Author Descending
WOS Cited Times Ascending
WOS Cited Times Descending
A 100-MHz BW 72.6-dB-SNDR CT ΔΣ Modulator Utilizing Preliminary Sampling and Quantization
Journal article
IEEE Journal of Solid-State Circuits, 2020,Volume: 55,Issue: 6,Page: 1588-1598
Authors:
Wang,Wei
;
Chan,Chi Hang
;
Zhu,Yan
;
Martins,Rui P.
Favorite
|
View/Download:70/0
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2020/12/04
Analog-to-digital conversion (ADC)
continuous-time delta-sigma modulator (CT-DSM)
preliminary sampling and quantization (PSQ) technique
single amplifier biquad (SAB)
successiveapproximation-register (SAR) architecture-based quantizer (QTZ)
A 14-Bit Split-Pipeline ADC With Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current
Conference paper
Authors:
Mao, Jiaji
;
Guo, Mingqiang
;
Sin, Sai-Weng
;
Martins, Rui Paulo
Favorite
|
View/Download:35/0
|
TC[WOS]:
2
TC[Scopus]:
3
|
Submit date:2018/10/30
Analog-to-digital conversion
digital background calibration
pipelined ADC
split ADC
opamp-sharing technique
A 5.35-mW 10-MHz Single-Opamp Third-Order CT Delta Sigma Modulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
Conference paper
Authors:
Wang, Wei
;
Zhu, Yan
;
Chan, Chi-Hang
;
Martins, Rui Paulo
Favorite
|
View/Download:28/0
|
TC[WOS]:
3
TC[Scopus]:
5
|
Submit date:2018/10/30
Terms-Analog-to-digital conversion (ADC)
continuous-time (CT) delta-sigma modulator
DAC driver
passive integrator
single amplifier biquad (SAB)
A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ\Σ Modulator with CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
Journal article
IEEE Journal of Solid-State Circuits, 2018,Volume: 53,Issue: 10,Page: 2783-2794
Authors:
Wang,Wei
;
Zhu,Yan
;
Chan,Chi Hang
;
Martins,Rui Paulo
Favorite
|
View/Download:9/0
|
TC[WOS]:
3
TC[Scopus]:
5
|
Submit date:2019/08/22
Analog-to-digital conversion (ADC)
continuous-time (CT) delta-sigma modulator
DAC driver
passive integrator
single amplifier biquad (SAB)
A 14-Bit Split-Pipeline ADC with Self-Adjusted Opamp-Sharing Duty-Cycle and Bias Current
Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2018,Volume: 65,Issue: 10,Page: 1380-1384
Authors:
Mao J.
;
Guo M.
;
Sin S.-W.
;
Martins R.P.
Favorite
|
View/Download:8/0
|
TC[WOS]:
2
TC[Scopus]:
3
|
Submit date:2019/02/11
Analog-to-digital conversion
digital background calibration
opamp-sharing technique
pipelined ADC
split ADC
A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ\Σ Modulator with CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
Journal article
IEEE Journal of Solid-State Circuits, 2018,Volume: 53,Issue: 10,Page: 2783-2794
Authors:
Wang W.
;
Zhu Y.
;
Chan C.-H.
;
Martins R.P.
Favorite
|
View/Download:10/0
|
TC[WOS]:
3
TC[Scopus]:
5
|
Submit date:2019/02/11
Analog-to-digital conversion (ADC)
continuous-time (CT) delta-sigma modulator
DAC driver
passive integrator
single amplifier biquad (SAB)
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration
Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 3,Page: 850-860
Authors:
Chan, Chi-Hang
;
Zhu, Yan
;
Zhang, Wai-Hong
;
Seng-Pan, U.
;
Martins, Rui Paulo
Favorite
|
View/Download:55/0
|
TC[WOS]:
11
TC[Scopus]:
15
|
Submit date:2018/10/30
1-then-2 B/cycle Sar Adc
Analog-to-digital Conversion
Background Offset Calibration
Multi-bit/cycle Sar Adc
Time Interleaving
A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC
Journal article
IEEE Journal of Solid-State Circuits, 2016,Volume: 51,Issue: 2,Page: 365-377
Authors:
Chi-Hang Chan
;
Yan Zhu
;
Sai-Weng Sin
;
Seng-Pan (Ben) U
;
Rui Paulo Martins
Favorite
|
View/Download:21/0
|
TC[WOS]:
9
TC[Scopus]:
16
|
Submit date:2019/02/11
Analog-to-digital Conversion
Interleaving
Interpolation
Multibit/cycle Sar
Offset Calibration
A 5-bit 1.25-GS/s 4x-capacitive-folding flash ADC in 65-nm CMOS
Journal article
IEEE Journal of Solid-State Circuits, 2013,Volume: 48,Issue: 9,Page: 2154-2169
Authors:
Chi-Hang Chan
;
Yan Zhu
;
Sai-Weng Sin
;
Seng-Pan U
;
Rui Paulo Martins
;
Franco Maloberti
Favorite
|
View/Download:21/0
|
TC[WOS]:
10
TC[Scopus]:
15
|
Submit date:2018/10/30
Analog-to-digital Conversion (Adc)
Calibration
Embedded Reference
Flash Adc
Folding
Low Power