UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-10 of 10 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017,Volume: 64,Issue: 8,Page: 1966-1976
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Sin, Sai-Weng;  Seng-Pan, U.;  Martins, Rui P.;  Maloberti, Franco
Favorite  |  View/Download:33/0  |  Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Flash  Time-based Dual-edge-triggered  
A sub-1V 78-nA bandgap reference with curvature compensation Journal article
MICROELECTRONICS JOURNAL, 2017,Volume: 63,Page: 35-40
Authors:  Ziyang Luo;  Yan Lu;  Mo Huang;  Junmin Jiang;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:37/0  |  Submit date:2018/10/30
Bandgap Reference  Cmos Analog Integrated Circuits  Internet-of-things (Iot)  Ultra-low Power  Curvature Compensation  Temperature Coefficient  
A Wide Input Range Dual-Path CMOS Rectifier for RF Energy Harvesting Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017,Volume: 64,Issue: 2,Page: 166-170
Authors:  Lu, Yan;  Dai, Haojuan;  Huang, Mo;  Law, Man-Kay;  Sin, Sai-Weng;  U, Seng-Pan;  Martins, Rui P.
Favorite  |  View/Download:27/0  |  Submit date:2018/10/30
Cmos Rectifier  Cross-connected (Cc) Rectifier  Rf Energy Harvesting  Ultrahigh Frequency (Uhf)  Wireless Power Transfer (Wpt)  
Active-Passive Delta Sigma Modulator for High-Resolution and Low-Power Applications Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017,Volume: 25,Issue: 1,Page: 364-374
Authors:  Hussain, Arshad;  Sin, Sai-Weng;  Chan, Chi-Hang;  U, Seng-Pan (Ben);  Maloberti, Franco;  Martins, Rui P.
Favorite  |  View/Download:23/0  |  Submit date:2018/10/30
Delta-Sigma Modulator (Delta Sigma m)  Discrete Time (Dt)  Low-gain-amplifier-based Switched-capacitor (Sc) Integrator  Noise Shaping  Passive Sc Integrator  
Self-Reconfiguration Property of a Mixed Signal Controller for Improving Power Quality Compensation During Light Loading Journal article
IEEE Transactions on Power Electronics, 2015,Volume: 30,Issue: 10,Page: 5938-5951
Authors:  Man-Chung Wong;  Yan-Zheng Yang;  Chi-Seng Lam;  Wai-Hei Choi;  Ning Yi Dai;  Yajie Wu;  Chi-Kong Wong;  Sai-Weng Sin;  U-Fat Chio;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:16/0  |  Submit date:2018/12/23
Converters  Power Conditioning  Power Quality  Power System Harmonics  Reactive Power  
Jitter-resistant Capacitor Based Sine-Shaped DAC for Continuous-Time Sigma-Delta modulators Conference paper
2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, AUSTRALIA, JUN 01-05, 2014
Authors:  Da Feng;  Franco Maloberti;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:7/0  |  Submit date:2019/02/11
Excess-loop-delay compensation technique for CT ΔΣ modulator with hybrid active-passive loop-filters Journal article
Analog Integrated Circuits and Signal Processing, 2013,Volume: 76,Issue: 1,Page: 35-46
Authors:  Chen-Yan Cai;  Yang Jiang;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Ct Δς Modulator  Excess-loop-delay Compensation Techniques For Hybrid Active-passive Loop-filter  Excess-loop-delay For Hybrid Active-passive Loop-filter  Hybrid Active-passive Loop-filter  
An ELD tracking compensation technique for active-RC CT ΣΔ modulators Conference paper
2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), Boise, ID, USA, AUG 05-08, 2012
Authors:  Chen-Yan Cai;  Yang Jiang;  Sai-Weng Sin;  Seng-Pan U;  Rui. P. Martins
Favorite  |  View/Download:9/0  |  Submit date:2019/02/11
Inter-Stage Gain Error self-calibration of a 31.5fJ 10b 470MS/S pipelined-SAR ADC Conference paper
2012 IEEE Asian Solid State Circuits Conference (A-SSCC), Kobe, JAPAN, NOV 12-14, 2012
Authors:  Jianyu Zhong;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:12/0  |  Submit date:2019/02/11
Microstrip Two-Section Dual-Band Impedance Transformer Design with Spurious Matching Suppression Conference paper
Proc. IEEE/IEE Regional Inter-University Post-graduate EEE Conference – RIUPEEEC 2005, Hong Kong, China, July 2005.
Authors:  Sio-Weng Ting;  Kam-Weng-Tam;  Rui P. Martins
Favorite  |  View/Download:4/0  |  Submit date:2019/03/29
Dual-band  Impedance Transformer  Transmission Zero Placement  Spurline  Spurious Matching