UM

Browse/Search Results:  1-10 of 34 Help

Filters    
Selected(0)Clear Items/Page:    Sort:
Accuracy-enhanced variance-based time-skew calibration using SAR as window detector Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019,Volume: 27,Issue: 2,Page: 481-485
Authors:  Liu J.;  Chan C.-H.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite  |  View/Download:20/0  |  Submit date:2019/02/13
Bandwidth mismatches  split-digital to analog converter (DAC)  successive-approximation-register (SAR) analog-to-digital converter (ADC)  time-interleaved (TI)  variance based  window detector (WD)  
Design of a High-Speed Time-Interleaved Sub-Ranging SAR ADC with Optimal Code Transfer Technique Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019,Volume: 66,Issue: 2,Page: 489-501
Authors:  Xing D.;  Zhu Y.;  Chan C.-H.;  Maloberti F.;  Seng-Pan U.;  Martins R.P.
Favorite  |  View/Download:11/0  |  Submit date:2019/02/11
reference interference  SAR ADC  time-interleaved scheme  two-step SAR conversion  
A coin-battery-powered LDO-Free 2.4-GHz Bluetooth Low Energy/ZigBee receiver consuming 2 mA Journal article
Integration, 2019
Authors:  Balan Z.;  Ramiah H.;  Rajendran J.;  Vitee N.;  Shasidharan P.N.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:4/0  |  Submit date:2019/02/11
Bluetooth Low Energy (BLE)  CMOS receiver  Current-reuse  Forward body bias  I/Q mixers  Low power  Quadrature LNA  Voltage-controlled oscillator (VCO)  ZigBee  
Analysis of Reference Error in High-Speed SAR ADCs with Capacitive DAC Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019,Volume: 66,Issue: 1,Page: 82-93
Authors:  Li C.;  Chan C.-H.;  Zhu Y.;  Martins R.P.
Favorite  |  View/Download:16/0  |  Submit date:2019/02/11
analog-to-digital converter (ADC)  reference buffer  Reference error  reference ripple  successive-approximation-register (SAR)  
An Integrated DC-DC Converter with Segmented Frequency Modulation and Multiphase Co-Work Control for Fast Transient Recovery Conference paper
2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings
Authors:  Chio U.-F.;  Wen K.-C.;  Sin S.-W.;  Lam C.-S.;  Lu Y.;  Maloberti F.;  Martins R.P.
Favorite  |  View/Download:3/0  |  Submit date:2019/02/11
fully integrated  SC DC-DC converter  switched-capacitor  voltage-controlled oscillator (VCO)  
An 11b 1GS/s Time-Interleaved ADC with Linearity Enhanced T/H Conference paper
2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings
Authors:  Zhu Y.;  Chan C.-H.;  Martins R.P.
Favorite  |  View/Download:4/0  |  Submit date:2019/02/11
A 2.4-GHz Single-Pin Antenna Interface RF Front-End with a Function-Reuse Single-MOS VCO-PA and a Push-Pull LNA Conference paper
2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings
Authors:  Xu K.;  Yin J.;  Mak P.-I.;  Staszewski R.B.;  Martins R.P.
Favorite  |  View/Download:17/0  |  Submit date:2019/02/11
A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler Conference paper
2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings
Authors:  Jiang W.;  Zhu Y.;  Chan C.-H.;  Murmann B.;  Seng-Pan U.;  Martins R.P.
Favorite  |  View/Download:6/0  |  Submit date:2019/02/11
background calibration  current integrating sampler  Time-interleaved ADC  timing skew  
An inverse-class-F CMOS oscillator with intrinsic-high-Q first harmonic and second harmonic resonances Journal article
IEEE Journal of Solid-State Circuits, 2018,Volume: 53,Issue: 12,Page: 3528-3539
Authors:  Lim C.C.;  Ramiah H.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:6/0  |  Submit date:2019/02/11
Figure of merit (FoM)  flicker noise upconversion  inverse-class-F (class-F-1) oscillator  phase noise (PN)  second harmonic resonance  voltage-biased oscillator  
Missing-Code-occurrence probability calibration technique for DAC nonlinearity with supply and reference circuit analysis in a SAR ADC Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 11,Page: 3707-3719
Authors:  Wang G.;  Li C.;  Zhu Y.;  Zhong J.;  Lu Y.;  Chan C.-H.;  Martins R.P.
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
bridge DAC  Gain error calibration  low-dropout (LDO) regulator  SAR ADC  testing signal generation