UM

Browse/Search Results:  1-10 of 11 Help

Filters                    
Selected(0)Clear Items/Page:    Sort:
A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017,Volume: 64,Issue: 8,Page: 1966-1976
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Sin, Sai-Weng;  Seng-Pan, U.;  Martins, Rui P.;  Maloberti, Franco
Favorite  |  View/Download:31/0  |  Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Flash  Time-based Dual-edge-triggered  
A sub-1V 78-nA bandgap reference with curvature compensation Journal article
MICROELECTRONICS JOURNAL, 2017,Volume: 63,Page: 35-40
Authors:  Ziyang Luo;  Yan Lu;  Mo Huang;  Junmin Jiang;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:36/0  |  Submit date:2018/10/30
Bandgap Reference  Cmos Analog Integrated Circuits  Internet-of-things (Iot)  Ultra-low Power  Curvature Compensation  Temperature Coefficient  
A Wide Input Range Dual-Path CMOS Rectifier for RF Energy Harvesting Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017,Volume: 64,Issue: 2,Page: 166-170
Authors:  Lu, Yan;  Dai, Haojuan;  Huang, Mo;  Law, Man-Kay;  Sin, Sai-Weng;  U, Seng-Pan;  Martins, Rui P.
Favorite  |  View/Download:25/0  |  Submit date:2018/10/30
Cmos Rectifier  Cross-connected (Cc) Rectifier  Rf Energy Harvesting  Ultrahigh Frequency (Uhf)  Wireless Power Transfer (Wpt)  
Metastablility in SAR ADCs Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017,Volume: 64,Issue: 2,Page: 111-115
Authors:  Chi-Hang Chan;  Yan Zhu;  Sai-Weng Sin;  Boris Murmann;  Seng-Pan U;  R. P. Martins
Favorite  |  View/Download:17/0  |  Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Comparator  Metastability  Successive Approximation Register (Sar)  
A Dual-Output Wireless Power Transfer System With Active Rectifier and Three-Level Operation Journal article
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017,Volume: 32,Issue: 2,Page: 927-930
Authors:  Lu, Yan;  Huang, Mo;  Cheng, Lin;  Ki, Wing-Hung;  Seng-Pan, U.;  Martins, Rui P.
Favorite  |  View/Download:14/0  |  Submit date:2018/10/30
Ac-dc Power Conversion  Dc-dc Converters  Inductive Power Transmission  Rectifiers  Wireless Power Transfer (Wpt)  
A 312 ps response-time LDO with enhanced super source follower in 28 nm CMOS Journal article
Electronics Letters, 2016,Volume: 52,Issue: 16,Page: 1368-1370
Authors:  Yan Lu;  Cheng Li;  Yan Zhu;  Mo Huang;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:12/0  |  Submit date:2019/02/11
Self-Reconfiguration Property of a Mixed Signal Controller for Improving Power Quality Compensation During Light Loading Journal article
IEEE Transactions on Power Electronics, 2015,Volume: 30,Issue: 10,Page: 5938-5951
Authors:  Man-Chung Wong;  Yan-Zheng Yang;  Chi-Seng Lam;  Wai-Hei Choi;  Ning Yi Dai;  Yajie Wu;  Chi-Kong Wong;  Sai-Weng Sin;  U-Fat Chio;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:15/0  |  Submit date:2018/12/23
Converters  Power Conditioning  Power Quality  Power System Harmonics  Reactive Power  
Nested-Current-Mirror Rail-to-Rail-Output Single-Stage Amplifier with Enhancements of DC Gain, GBW and Slew Rate Journal article
IEEE Journal of Solid-State Circuits, 2015,Volume: 50,Issue: 10,Page: 2353-2366
Authors:  Zushu Yan;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins;  Franco Maloberti
Favorite  |  View/Download:18/0  |  Submit date:2019/02/11
Area Efficiency  Cmos  Current Mirror  Dc Gain  Differential-pair (Dp) Amplifier  Frequency Compensation  Gain-bandwidth Product (Gbw)  Low Temperature Polysilicon Lcd  Multi-stage Amplifier  Nested Current Mirror  Rail-to-rail Output Swing  Single-stage Amplifier  Slew Rate (Sr)  Stability  
A 0.0045-mm2 32.4-μW Two-Stage Amplifier for pF-to-nF Load Using CM Frequency Compensation Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2015,Volume: 62,Issue: 3,Page: 246-250
Authors:  Zushu Yan;  Wei Wang;  Pui-In Mak;  Man-Kay Law;  Rui P. Martins
Favorite  |  View/Download:18/0  |  Submit date:2019/02/11
Capacitive Load  Capacitor Multiplier  Cmos  Frequency Compensation  Stability  Two-stage Amplifier  
Design and experimental verification of a power effective Flash-SAR subranging ADC Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2010,Volume: 57,Issue: 8,Page: 607-611
Authors:  U-Fat Chio;  He-Gong Wei;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins;  Franco Maloberti
Favorite  |  View/Download:24/0  |  Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Digital Error Correction (Dec)  Flash Adc  Sar Adc  Subranging Adc