UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-2 of 2 Help

Filters            
Selected(0)Clear Items/Page:    Sort:
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 3,Page: 850-860
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Zhang, Wai-Hong;  Seng-Pan, U.;  Martins, Rui Paulo
Favorite | View/Download:46/0 | TC[WOS]:11 TC[Scopus]:0 | Submit date:2018/10/30
1-then-2 B/cycle Sar Adc  Analog-to-digital Conversion  Background Offset Calibration  Multi-bit/cycle Sar Adc  Time Interleaving  
An 8-b 400-ms/s 2-b-per-cycle sar adc with resistive dac Journal article
IEEE Journal of Solid-State Circuits, 2012,Volume: 47,Issue: 11,Page: 2763-2772
Authors:  Hegong Wei;  Chi-Hang Chan;  U-Fat Chio;  Sai-Weng Sin;  Seng-Pan U;  Rui Paulo Martins;  Franco Maloberti
Favorite | View/Download:13/0 | TC[WOS]:51 TC[Scopus]:0 | Submit date:2018/10/30
2-b-per-cycle (2 B/c)  Analog-to-digital Converter (Adc)  Resistive Dac  Successive Approximation Register (Sar)