×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
Title
Creator
Date Issued
Subject Area
Keyword
Document Type
Source Publication
Date Accessioned
Indexed By
Publisher
Funding Project
MOST Discipline Catalogue
Study Hall
Image search
Paste the image URL
Home
Collections
Authors
DocType
Subjects
K-Map
Evaluation
K-Integration
News
Search in the results
Collection
Faculty o... [11]
INSTITUTE ... [5]
Authors
MAK PUI I... [11]
RUI PAULO ... [6]
LAW MAN KA... [2]
YIN JUN [2]
UN KA FAI [1]
LEI KA MEN... [1]
More...
Document Type
Conferenc... [10]
Journal ar... [6]
论文 [6]
Date Issued
2018 [22]
Language
英语 [22]
Source Publication
IEEE JOURN... [5]
2018 IEEE ... [3]
Digest of ... [3]
IEEE Journ... [2]
ANALOG INT... [1]
ELECTRONIC... [1]
More...
Funding Project
Indexed By
SCI [22]
CPCI [4]
Funding Organization
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 22
Help
Filters
Language:英语
Date Issued:2018
Indexed By:SCI
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Author Ascending
Author Descending
Title Ascending
Title Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Issue Date Ascending
Issue Date Descending
Algorithmic Voltage-Feed-In Topology for Fully Integrated Fine-Grained Rational Buck-Boost Switched-Capacitor DC-DC Converters
Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 12,Page: 3455-3469
Authors:
Jiang, Yang
;
Law, Man-Kay
;
Mak, Pui-In
;
Martins, Rui P.
Favorite
|
View/Download:18/0
|
TC[WOS]:
1
TC[Scopus]:
4
|
Submit date:2019/01/17
Algorithmic voltage-feed-in (AVFI) topology
buck-boost
dc-dc
linear topology
parasitic loss
power density
rational voltage conversion ratio
reconfigurable
reference-selective bootstrapping
switched capacitor
An Inverse-Class-F CMOS Oscillator With Intrinsic-High-Q First Harmonic and Second Harmonic Resonances
Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 12,Page: 3528-3539
Authors:
Lim, Chee Cheow
;
Ramiah, Harikrishnan
;
Yin, Jun
;
Mak, Pui-In
;
Martins, Rui P.
Favorite
|
View/Download:10/0
|
TC[WOS]:
1
TC[Scopus]:
8
|
Submit date:2019/01/17
Figure of merit (FoM)
flicker noise upcon-version
inverse-class-F (class-F-1) oscillator
phase noise (PN)
second harmonic resonance
voltage-biased oscillator
An Inverse-Class-F CMOS Oscillator with Intrinsic-High-Q 1st-Harmonic and 2nd-Harmonic Resonances
Journal article
IEEE Journal of Solid-State Circuits, 2018,Volume: 53,Issue: 12,Page: 3528 - 3539
Authors:
Chee Cheow Lim
;
Harikrishnan Ramiah
;
Jun Yin
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
View/Download:31/0
|
TC[WOS]:
1
TC[Scopus]:
8
|
Submit date:2019/03/12
Figure Of Merit (Fom)
Flicker Noise Upconversion
Inverse-class-f (Class-f−1) Oscillator
Phase Noise (Pn)
Second Harmonic Resonance
Voltage-biased Oscillator
Ambient RF energy harvesting system: a review on integrated circuit design
Journal article
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018,Volume: 97,Issue: 3,Page: 515-531
Authors:
Chong, Gabriel
;
Ramiah, Harikrishnan
;
Yin, Jun
;
Rajendran, Jagadheswaran
;
Wong, Wei Ru
;
Mak, Pui-In
;
Martins, Rui P.
Favorite
|
View/Download:33/0
|
TC[WOS]:
1
TC[Scopus]:
2
|
Submit date:2019/01/17
Ambient RF energy harvesting
Integrated circuit
Rectifier
Impedance matching network
Power management unit
Nano-Ampere Low-Dropout Regulator Designs for IoT Devices
Conference paper
Authors:
Huang, Yuanqing
;
Lu, Yan
;
Maloberti, Franco
;
Martins, Rui P.
Favorite
|
View/Download:37/0
|
TC[WOS]:
4
TC[Scopus]:
7
|
Submit date:2018/10/30
LDO regulator
output-capacitor-free LDO regulator
ultra-low quiescent LDO
dynamic current boosting
Missing-Code-Occurrence Probability Calibration Technique for DAC Nonlinearity With Supply and Reference Circuit Analysis in a SAR ADC
Conference paper
Authors:
Wang, Guancheng
;
Li, Cheng
;
Zhu, Yan
;
Zhong, Jianyu
;
Lu, Yan
;
Chan, Chi-Hang
;
Martins, Rui P.
Favorite
|
View/Download:49/0
|
TC[WOS]:
0
TC[Scopus]:
2
|
Submit date:2018/10/30
Gain error calibration
testing signal generation
SAR ADC
bridge DAC
low-dropout (LDO) regulator
A 0.19 mm(2) 10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR ADC in 65-nm CMOS
Conference paper
Authors:
Zhu, Yan
;
Chan, Chi-Hang
;
Zheng, Zi-Hao
;
Li, Cheng
;
Zhong, Jian-Yu
;
Martins, Rui P.
Favorite
|
View/Download:48/0
|
TC[WOS]:
2
TC[Scopus]:
4
|
Submit date:2018/10/30
Time-interleaved ADC
sampling front-end design
passive sharing
pipelined-SAR ADC
switch bootstrap technique
Low-Phase-Noise Wideband Mode-Switching Quad-Core-Coupled mm-wave VCO Using a Single-Center-Tapped Switched Inductor
Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 11,Page: 3232-3242
Authors:
Peng, Yatao
;
Yin, Jun
;
Mak, Pui-In
;
Martins, Rui P.
Favorite
|
View/Download:39/0
|
TC[WOS]:
3
TC[Scopus]:
8
|
Submit date:2019/01/17
Frequency-tuning range (FTR)
LC tank
millimeter-wave (mm-wave)
mode switching
multi-mode resonance
phase noise (PN)
switched inductor
voltage-controlled oscillator (VCO)
Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area
Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018,Volume: 26,Issue: 11,Page: 2279-2289
Authors:
Wang, Guan Cheng
;
Zhu, Yan
;
Chan, Chi-Hang
;
Seng-Pan, U.
;
Martins, Rui P.
Favorite
|
View/Download:19/0
|
TC[WOS]:
0
TC[Scopus]:
1
|
Submit date:2019/01/17
Bridge digital-to-analog converter (DAC)
gain error calibration
successive approximation register (SAR)
analog-to-digital converters (ADCs)
testing signal generation (TSG)
0.45-V 5.4-nW switched- capacitor bandgap reference with intermittent operation and improved supply immunity
Journal article
ELECTRONICS LETTERS, 2018,Volume: 54,Issue: 20,Page: 1154-1155
Authors:
Luo, Ziyang
;
Lu, Yan
;
Martins, Rui P.
Favorite
|
View/Download:18/0
|
TC[WOS]:
2
TC[Scopus]:
3
|
Submit date:2018/10/30