×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
Title
Creator
Date Issued
Subject Area
Keyword
Document Type
Source Publication
Date Accessioned
Indexed By
Publisher
Funding Project
MOST Discipline Catalogue
Study Hall
Image search
Paste the image URL
Home
Collections
Authors
DocType
Subjects
K-Map
Evaluation
K-Integration
News
Search in the results
Collection
Faculty of... [1]
Authors
SIN SAI WE... [1]
Document Type
Journal ar... [1]
Date Issued
2013 [1]
Language
英语 [1]
Source Publication
Analog Int... [1]
Funding Project
Indexed By
SCI [1]
Funding Organization
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
(Note: the search results are based on claimed items)
Browse/Search Results:
1-1 of 1
Help
Filters
Language：英语
Source Publication：Analog Integrated Circuits and Signal Processing
Author：冼世榮
First author
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Issue Date Ascending
Issue Date Descending
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Author Ascending
Author Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Excess-loop-delay compensation technique for CT ΔΣ modulator with hybrid active-passive loop-filters
Journal article
Analog Integrated Circuits and Signal Processing, 2013,Volume: 76,Issue: 1,Page: 35-46
Authors:
Chen-Yan Cai
;
Yang Jiang
;
Sai-Weng Sin
;
Seng-Pan U
;
Rui P. Martins
Favorite
|
View/Download：9/0
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date：2019/02/11
Ct Δς Modulator
Excess-loop-delay Compensation Techniques For Hybrid Active-passive Loop-filter
Excess-loop-delay For Hybrid Active-passive Loop-filter
Hybrid Active-passive Loop-filter
