UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-10 of 11 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH Delta Sigma Modulator With Multirate Opamp Sharing Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017,Volume: 64,Issue: 10,Page: 2641-2654
Authors:  Liang Qi;  Sai-Weng Sin;  Seng-Pan, U.;  Franco Maloberti;  Rui Paulo Martins
Favorite  |  View/Download:18/0  |  Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Discrete-time (Dt) Delta Sigma (Delta Sigma) Modulator  Multi-stage Noise Shaping (Mash)  Wideband  Power-efficient  Opamp Sharing  Multirate  Successive Approximation Register (Sar) Quantizer  
DCM operation analysis of 3-level boost converters Journal article
ELECTRONICS LETTERS, 2017,Volume: 53,Issue: 4,Page: 270-272
Authors:  Yi-Wei Tan;  Chi-Seng Lam;  Sai-Weng Sin;  Man-Chung Wong;  Seng-Pan U;  Rui Paulo Martins
Favorite  |  View/Download:23/0  |  Submit date:2018/10/30
DCM operation analysis of KY converter Journal article
Electronics Letters, 2015,Volume: 51,Issue: 24,Page: 2037-2039
Authors:  Wen-Liang Zeng;  Chi-Seng Lam;  Wen-Ming Zheng;  Sai-Weng Sin;  Ning-Yi Dai;  Seng-Pan U;  Rui Paulo Martins
Favorite  |  View/Download:19/0  |  Submit date:2018/12/23
Excess-loop-delay compensation technique for CT ΔΣ modulator with hybrid active-passive loop-filters Journal article
Analog Integrated Circuits and Signal Processing, 2013,Volume: 76,Issue: 1,Page: 35-46
Authors:  Chen-Yan Cai;  Yang Jiang;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:7/0  |  Submit date:2019/02/11
Ct Δς Modulator  Excess-loop-delay Compensation Techniques For Hybrid Active-passive Loop-filter  Excess-loop-delay For Hybrid Active-passive Loop-filter  Hybrid Active-passive Loop-filter  
Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2008,Volume: 55,Issue: 7,Page: 648-652
Authors:  Sai-Weng Sin;  U.-Fat Chio;  Seng-Pan U;  R. P. Martins
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Bandwidth Mismatches  Sampled-data Systems  Time-interleaved (Ti) Analog-to-digital Converter (Adc)  
A Pseudo-Differential Comparator-Based Pipelined ADC with Common Mode Feed Forward Technique Conference paper
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), Macao, PEOPLES R CHINA, NOV 30-DEC 03, 2008
Authors:  Li Ding;  Sio Chan;  Kim-Fai Wong;  Sai-Weng Sin;  Seng-Pan U;  R.P.Martins
Favorite  |  View/Download:4/0  |  Submit date:2019/03/06
A Novel Low-Voltage Cross-Coupled Passive Sampling Branch for Reset- and Switched-Opamp Circuits Conference paper
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, Kobe, JAPAN, MAY 23-26, 2005
Authors:  Sai-Weng Sin;  Seng-Pan U;  R.P.Martins
Favorite  |  View/Download:5/0  |  Submit date:2019/02/27
Sampling Methods  Switched Capacitor Circuits  Signal Processing  Transient Analysis  Silicon Compounds  Switching Circuits  Switches  Circuit Simulation  Threshold Voltage  Signal Design  
Exact spectra analysis of sampled signals with jitter-induced nonuniformly holding effects Journal article
IEEE Transactions on Instrumentation and Measurement, 2004,Volume: 53,Issue: 4,Page: 1279-1288
Authors:  U S.-P.;  Sin S.-W.;  Martins R.P.
Favorite  |  View/Download:7/0  |  Submit date:2019/02/11
Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, BANGKOK, THAILAND, MAY 25-28, 2003
Authors:  Sin S.-W.;  Martins R.P.;  Franca J.E.;  Seng-Pan U
Favorite  |  View/Download:7/0  |  Submit date:2019/02/11
Spectra analysis of nonuniformly holding signals for time-interleaved systems with timing mismatches Conference paper
Conference Record - IEEE Instrumentation and Measurement Technology Conference, VAIL, CO, MAY 20-22, 2003
Authors:  Sin S.-W.;  Martins R.P.;  U, SP
Favorite  |  View/Download:4/0  |  Submit date:2019/02/11
Signal Analysis  Timing  Signal Processing  Frequency  Clocks  Signal Sampling  Jitter  Silicon Compounds  Closed-form Solution  Error Analysis