UM

浏览/检索结果: 共6条,第1-6条 帮助

限定条件                
已选(0)清除 条数/页:   排序方式:
A Short–Open Calibration Method for Accurate De-Embedding of 3-D Nonplanar Microstrip Line Structures in Finite-Element Method Journal article
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2018,Volume: 66,Issue: 3,Page: 1172-1180
作者:  Li, Yin;  Zhu, Lei
收藏  |  浏览/下载:23/0  |  提交时间:2018/10/30
Finite-element Method (Fem)  Numerical Calibration  Port Discontinuity  Short-open Calibration (Soc)  3-d Nonplanar Structure  
A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018,Volume: 26,Issue: 3,Page: 572-583
作者:  Qiu, Lei;  Tang, Kai;  Zheng, Yuanjin;  Siek, Liter;  Zhu, Yan;  U, Seng-Pan
收藏  |  浏览/下载:16/0  |  提交时间:2018/10/30
Digital Background Calibration  Subradix-2  Successive Pproximation Register (Sar) Analog-to-digital Converters (Adcs)  Time Interleaved (Ti)  Time Skew  
60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017,Volume: 52,Issue: 10,Page: 2576-2588
作者:  Chan, Chi-Hang;  Zhu, Yan;  Li, Cheng;  Zhang, Wai-Hong;  Ho, Iok-Meng;  Wei, Lai;  Seng-Pan, U.;  Martins, Rui Paulo
收藏  |  浏览/下载:17/0  |  提交时间:2018/10/30
Reference Buffer  Reference Error Calibration  Successive Approximation Register (Sar) Analog-to-digital Converter (Adc)  Threshold Reconfigurable Comparator  
Inter-Stage Gain Error self-calibration of a 31.5fJ 10b 470MS/S pipelined-SAR ADC Conference paper
2012 IEEE Asian Solid State Circuits Conference (A-SSCC), Kobe, JAPAN, NOV 12-14, 2012
作者:  Jianyu Zhong;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
收藏  |  浏览/下载:10/0  |  提交时间:2019/02/11
A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss calibration Conference paper
2011 Proceedings of the ESSCIRC (ESSCIRC), Helsinki, Finland, 12-16 Sept. 2011
作者:  Chio U.-F.;  Chan C.-H.;  Choi H.-L.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
收藏  |  浏览/下载:6/0  |  提交时间:2019/02/11
On-Chip Unsteady Reference Voltage Compensation Techniques for Very-High-Speed Pipelined ADC Conference paper
Proc. IEEE/IEE Regional Inter-University Post-graduate EEE Conference – RIUPEEEC 2005, Hong Kong, China, Jun. 2005
作者:  Weng-Ieng Mok;  Pui-In Mak;  Seng-Pan U;  R. P. Martins
收藏  |  浏览/下载:6/0  |  提交时间:2019/02/28
High-speed  Pipelined Analog-to-digital Converter  Reference Voltage  Voltage Buffer