UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-2 of 2 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
Inter-Stage Gain Error self-calibration of a 31.5fJ 10b 470MS/S pipelined-SAR ADC Conference paper
2012 IEEE Asian Solid State Circuits Conference (A-SSCC), Kobe, JAPAN, NOV 12-14, 2012
Authors:  Jianyu Zhong;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:10/0  |  Submit date:2019/02/11
A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss calibration Conference paper
2011 Proceedings of the ESSCIRC (ESSCIRC), Helsinki, Finland, 12-16 Sept. 2011
Authors:  Chio U.-F.;  Chan C.-H.;  Choi H.-L.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite  |  View/Download:6/0  |  Submit date:2019/02/11