UM

Browse/Search Results:  1-10 of 13 Help

Filters                
Selected(0)Clear Items/Page:    Sort:
A 0.083-mm2 25.2-to-29.5 GHz Multi-LC-Tank Class-F234 VCO with a 189.6-dBc/Hz FOM Journal article
IEEE Solid-State Circuits Letters, 2018,Volume: 1,Issue: 4,Page: 86 - 89
Authors:  Hao Guo;  Yong Chen;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:13/0  |  Submit date:2019/03/12
Class-f₂₃₄ Voltage-controlled Oscillator (Vco)  Flicker Noise  Impulse Sensitivity Function (Isf)  Multi-lc-tank  Thermal Noise  Figure-of-merit (Fom)  
A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018,Volume: 26,Issue: 3,Page: 572-583
Authors:  Qiu, Lei;  Tang, Kai;  Zheng, Yuanjin;  Siek, Liter;  Zhu, Yan;  U, Seng-Pan
Favorite  |  View/Download:16/0  |  Submit date:2018/10/30
Digital Background Calibration  Subradix-2  Successive Pproximation Register (Sar) Analog-to-digital Converters (Adcs)  Time Interleaved (Ti)  Time Skew  
Passive Noise Shaping in SAR ADC With Improved Efficiency Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018,Volume: 26,Issue: 2,Page: 416-420
Authors:  Song, Yan;  Chan, Chi-Hang;  Zhu, Yan;  Geng, Li;  Seng-Pan, U.;  Martins, Rui Paulo
Favorite  |  View/Download:23/0  |  Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Delta Sampling  Oversampling  Passive Noise Shaping (Pns)  Successive Approximation Register (Sar)  
A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017,Volume: 64,Issue: 8,Page: 1966-1976
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Sin, Sai-Weng;  Seng-Pan, U.;  Martins, Rui P.;  Maloberti, Franco
Favorite  |  View/Download:27/0  |  Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Flash  Time-based Dual-edge-triggered  
LC-VCOs using spiral inductors with single- and dual-layer patterned floating shields: a comparative study Journal article
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017,Volume: 91,Issue: 3,Page: 497-502
Authors:  Chee Cheow Lim;  Harikrishnan Ramiah;  Jun Yin;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:19/0  |  Submit date:2018/10/30
Inductor  Patterned Floating Shield  Substrate  Cmos  Vco  
A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations Journal article
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017,Volume: 25,Issue: 1,Page: 354-363
Authors:  Zhu, Yan;  Chan, Chi-Hang;  Pan, Seng U.;  Martins, Rui Paulo
Favorite  |  View/Download:15/0  |  Submit date:2018/10/30
Offset Calibration  Partial Interleaving (Pi)  Pipelined-sar  Stage-gain Error Calibration  
Low-Power CMOS Laser Doppler Imaging Using Non-CDS Pixel Readout and 13.6-bit SAR ADC Journal article
IEEE Transactions on Biomedical Circuits and Systems, 2016,Volume: 10,Issue: 1,Page: 186-199
Authors:  Chen D.G.;  Law M.-K.;  Lian Y.;  Bermak A.
Favorite  |  View/Download:8/0  |  Submit date:2019/02/14
Cmos Image Sensor  Correlated Double Sampling (Cds)  Flowmetry  Laser Doppler Imaging (Ldi)  Perfusion  Successive-approximation-register Analog-to-digital-converter (Sar Adc)  Time-domain Comparator  
A 0.07 mm2 2.2 mW 10 GHz Current-Reuse Class-B/C Hybrid VCO Achieving 196-dBc/Hz FoMA Journal article
IEEE Microwave and Wireless Components Letters, 2015,Volume: 25,Issue: 7,Page: 457-459
Authors:  Md. Tawfiq Amin;  Jun Yin;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:12/0  |  Submit date:2019/02/12
Current-reuse  Cmos  Class-b  Class-c  Phase Noise  Startup  Voltage-controlled Oscillator (Vco)  
Investigation on error performance for galvanic-type intra-body Communication with Experiment Conference paper
BMEiCON 2014 - 7th Biomedical Engineering International Conference, Fukuoka, JAPAN, NOV 26-28, 2014
Authors:  Li J.W.;  Chen X.M.;  Mak P.U.;  Pun S.H.;  Lam C.-T.;  Gao Y.M.;  Vai M.I.;  Du M.
Favorite  |  View/Download:6/0  |  Submit date:2019/02/14
Bit Error Rate  Error Performance  Eye-diagram  Intra-body Communication  Jitter  
A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply Rejection Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015,Volume: 62,Issue: 3,Page: 707
Authors:  Lu Y.;  Wang Y.;  Pan Q.;  Ki W.-H.;  Yue C.P.
Favorite  |  View/Download:13/0  |  Submit date:2018/10/30
Amplifier  Flipped Voltage Follower  Low Dropout Regulator (Ldo)  Power Supply Rejection (Psr)