UM

Browse/Search Results:  1-7 of 7 Help

Filters    
Selected(0)Clear Items/Page:    Sort:
Missing-Code-occurrence probability calibration technique for DAC nonlinearity with supply and reference circuit analysis in a SAR ADC Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 11,Page: 3707-3719
Authors:  Wang G.;  Li C.;  Zhu Y.;  Zhong J.;  Lu Y.;  Chan C.-H.;  Martins R.P.
Favorite  |  View/Download:3/0  |  Submit date:2019/02/11
bridge DAC  Gain error calibration  low-dropout (LDO) regulator  SAR ADC  testing signal generation  
A 0.19 mm2 10 b 2.3 GS/s 12-Way time-interleaved pipelined-sar ADC in 65-nm CMOS Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 11,Page: 3606-3616
Authors:  Zhu Y.;  Chan C.-H.;  Zheng Z.-H.;  Li C.;  Zhong J.-Y.;  Martins R.P.
Favorite  |  View/Download:1/0  |  Submit date:2019/02/11
passive sharing  pipelined-SAR ADC  sampling front-end design  switch bootstrap technique  Time-interleaved ADC  
A 220-MHz bondwire-based fully-integrated ky converter with fast transient response under DCM Operation Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 11,Page: 3984-3995
Authors:  Zeng W.-L.;  Lam C.-S.;  Sin S.-W.;  Maloberti F.;  Wong M.-C.;  Martins R.P.
Favorite  |  View/Download:6/0  |  Submit date:2018/12/23
Bondwire Inductor  Boost Converter  Discontinuous Conduction Mode (Dcm)  Fully Integrated Ky Converter  Load Transient Response  Pwm  Voltage Ripple  Zero Current Detection (Zcd)  
A 12b 180MS/s 0.068mm2 with Full-Calibration-Integrated Pipelined-SAR ADC Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2017,Volume: 64,Issue: 7,Page: 1684-1695
Authors:  Jianyu Zhong;  Yan Zhu;  Chi-Hang Chan;  Sai-Weng Sin;  Seng-Pan U;  Rui Paulo Martins
Favorite  |  View/Download:10/0  |  Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Low Power  Successive Approximation Architecture  Switched-capacitor Circuits  
A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015,Volume: 62,Issue: 7,Page: 1716-1725
Authors:  Huang M.;  Chen D.;  Guo J.;  Ye H.;  Xu K.;  Liang X.;  Lu Y.
Favorite  |  View/Download:5/0  |  Submit date:2019/02/14
Delta-sigma Phase Locked Loop (Pll)  Modulation Bandwidth Calibration  Transmitters  
A Combinatorial Impairment-Compensation Digital Predistorter for a Sub-GHz IEEE 802.11af-WLAN CMOS Transmitter Covering a 10x-Wide RF Bandwidth Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2015,Volume: 62,Issue: 4,Page: 1025-1032
Authors:  Chak-Fong Cheang;  Ka-Fai Un;  Wei-Han Yu;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:5/0  |  Submit date:2019/02/11
Cmos  Counter-intermodulation (Cim)  Digital Predistortion (Dpd)  Frequency-dependent I/q Imbalance  Power Amplifier (Pa)  Rf  Volterra Series  Wideband Transmitter  
A passive RFID tag embedded temperature sensor with improved process spreads immunity for a-30̂C to 60̂C sensing range Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2014,Volume: 61,Issue: 2,Page: 337
Authors:  Wang B.;  Law M.-K.;  Bermak A.;  Luong H.C.
Favorite  |  View/Download:7/0  |  Submit date:2018/10/30
Cmos Temperature Sensors  Passive Rfid Tags  Process Compensation  Time-domain Conversion (Tdc)