UM

Browse/Search Results:  1-7 of 7 Help

Filters                
Selected(0)Clear Items/Page:    Sort:
A Dual-Loop Digital LDO Regulator with Asynchronous-Flash Binary Coarse Tuning Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, Florence, ITALY, MAY 27-30, 2018
Authors:  Huang Y.;  Lu Y.;  Maloberti F.;  Martins R.P.
Favorite | View/Download:21/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Asynchronous Flash  Coarse Tuning  Digital Low-dropout Regulator  Ldo  Power Management  
Metastablility in SAR ADCs Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017,Volume: 64,Issue: 2,Page: 111-115
Authors:  Chi-Hang Chan;  Yan Zhu;  Sai-Weng Sin;  Boris Murmann;  Seng-Pan U;  R. P. Martins
Favorite | View/Download:21/0 | TC[WOS]:3 TC[Scopus]:0 | Submit date:2018/10/30
Analog-to-digital Converter (Adc)  Comparator  Metastability  Successive Approximation Register (Sar)  
Method and Apparatus for Energy Harvesting using CMOS Sensor Patent
专利类型: 发明专利, 专利号: US8629386B2, 申请日期: 2010-02-23, 公开日期: 2014-01-14
Authors:  Amine Bermak;  Chao Shi;  Man Kay Law
Favorite | View/Download:9/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/03/25
A 2.3 mW 10-bit 170 MS/s two-step binary-search assisted time-interleaved SAR ADC Journal article
IEEE Journal of Solid-State Circuits, 2013,Volume: 48,Issue: 8,Page: 1783-1794
Authors:  Si-Seng Wong;  U-Fat Chio;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  Rui Paulo Martins
Favorite | View/Download:19/0 | TC[WOS]:22 TC[Scopus]:0 | Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Binary-search Adc  Sar Adc  Time-interleaved  Two-step Adc  
A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC Conference paper
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, San Jose, CA, USA, 9-12 Sept. 2012
Authors:  Si-Seng Wong;  U-Fat Chio;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins
Favorite | View/Download:17/0 | TC[WOS]:1 TC[Scopus]:0 | Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Binary-search Adc  Time-interleaved  Sar Adc  Two-step Adc  
A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators Conference paper
2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011, Jeju, South Korea, 14-16 Nov. 2011
Authors:  Wong S.-S.;  Chio U.-F.;  Chan C.-H.;  Choi H.-L.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite | View/Download:14/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Asynchronous Binary-search Adc  Flash Adc  Sar Adc  
A power effective 5-bit 600 MS/s binary-search ADC with simplified switching Conference paper
Midwest Symposium on Circuits and Systems, Seattle, WA, AUG 01-04, 2010
Authors:  Wong S.S.;  Chio U.-F.;  Choi H.-L.;  Chan C.-H.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite | View/Download:14/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Asynchronous Binary-search Adc