UM

Browse/Search Results:  1-3 of 3 Help

Filters    
Selected(0)Clear Items/Page:    Sort:
A Dual-Loop Digital LDO Regulator with Asynchronous-Flash Binary Coarse Tuning Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, Florence, ITALY, MAY 27-30, 2018
Authors:  Huang Y.;  Lu Y.;  Maloberti F.;  Martins R.P.
Favorite | View/Download:25/0 | TC[WOS]:0 TC[Scopus]:6 | Submit date:2019/02/11
Asynchronous Flash  Coarse Tuning  Digital Low-dropout Regulator  Ldo  Power Management  
A 1.5GS/s 6bit 2bit/Step asynchronous time interleaved SAR ADC in 65nm CMOS Conference paper
ECS Transactions
Authors:  Wang Z.;  Chen Y.;  Qian H.
Favorite | View/Download:7/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/14
A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparators Conference paper
2011 Proceedings of Technical Papers: IEEE Asian Solid-State Circuits Conference 2011, A-SSCC 2011, Jeju, South Korea, 14-16 Nov. 2011
Authors:  Wong S.-S.;  Chio U.-F.;  Chan C.-H.;  Choi H.-L.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite | View/Download:15/0 | TC[WOS]:0 TC[Scopus]:17 | Submit date:2019/02/11
Analog-to-digital Converter (Adc)  Asynchronous Binary-search Adc  Flash Adc  Sar Adc