UM

Browse/Search Results:  1-10 of 15 Help

Filters                    
Selected(0)Clear Items/Page:    Sort:
A 0.7-2.5 GHz, 61% EIRP System Efficiency, Four-Element MIMO TX System Exploiting Integrated Power-Relaxed Power Amplifiers and an Analog Spatial De-Interleaver Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018,Volume: 65,Issue: 1,Page: 14-25
Authors:  Yu, Wei-Han;  Un, Ka-Fai;  Mak, Pui-In;  Martins, Rui P.
Favorite  |  View/Download:15/0  |  Submit date:2018/10/30
Antenna Array  Beamforming  Cmos  Diversity Gain  Error-vector Magnitude (Evm)  Fading Channel  Mobile  Multiple-input Multiple-output (Mimo)  Mimo Decoder  Matching Network (Mn)  Pulse-shaping Filter (Psf)  Power Amplifier (Pa)  Transmitter (Tx)  Signal-to-noise Ratio (Snr)  Wideband  
Digital 2-/3-Phase Switched-Capacitor Converter with Ripple Reduction and Efficiency Improvement Journal article
IEEE Journal of Solid-State Circuits, 2017,Volume: 52,Issue: 7,Page: 1836-1848
Authors:  Jiang J.;  Ki W.-H.;  Lu Y.
Favorite  |  View/Download:8/0  |  Submit date:2019/02/14
2-/3-phase  3-phase  Adaptive Ripple Reduction  Dc-dc Converter  Digitally Controlled  Efficiency Improvements  Sc Converter  Switched-capacitor (Sc)  Voltage Conversion Ratio  Voltage Regulator  
An output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control Conference paper
2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 5-9 Feb. 2017
Authors:  Mo Huang;  Yan Lu;  Seng-Pan U;  Rui P. Martins
Favorite  |  View/Download:18/0  |  Submit date:2018/11/06
A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration Conference paper
2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 5-9 Feb. 2017
Authors:  Chi-Hang Chan;  Yan Zhu;  Iok-Meng Ho;  Wai-Hong Zhang;  Seng-Pan U;  Rui Paulo Martins
Favorite  |  View/Download:17/0  |  Submit date:2018/11/06
A digitally-controlled 2-/3-phase 6-ratio switched- capacitor DC-DC converter with adaptive ripple reduction and efficiency improvements Conference paper
European Solid-State Circuits Conference, Lausanne, SWITZERLAND, SEP 12-15, 2016
Authors:  Jiang J.;  Lu Y.;  Ki W.-H.
Favorite  |  View/Download:5/0  |  Submit date:2019/02/14
Limit Cycle Oscillation Reduction for Digital Low Dropout Regulators Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2016,Volume: 63,Issue: 9,Page: 903-907
Authors:  Huang M.;  Lu Y.;  Sin S.-W.;  Seng P.;  Martins R.P.;  Ki W.-H.
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Compensation Zero  Describing Function  Digital Control  Feedforward Path  Limit Cycle Oscillation (Lco)  Low Dropout Regulator (Ldo)  Sampled Nonlinear System  
Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016,Volume: 24,Issue: 7,Page: 2603-2607
Authors:  Jianwei Liu;  Yan Zhu;  Chi-Hang Chan;  Sai-Weng Sin;  Seng-Pan U;  Rui Paulo da Silva Martins
Favorite  |  View/Download:16/0  |  Submit date:2019/02/14
Background Linearity Calibration  Splitdigital- To-analog Converter (Dac)  Successive Approximation Register (Sar) Adc  Uniform Quantization Theory (Uqt)  
A 1.1 μW CMOS smart temperature sensor with an inaccuracy of ±0.2 °C (3σ) for clinical temperature monitoring Journal article
IEEE Sensors Journal, 2016,Volume: 16,Issue: 8,Page: 2272-2281
Authors:  Man-Kay Law;  Sanfeng Lu;  Tao Wu;  Amine Bermak;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:9/0  |  Submit date:2019/02/11
Smart Temperature Sensor  Ultra-low Power  High Accuracy  Incremental Analog-to-digital Converter (I-adc),  Multi-ratio Pre-gain  Block-based Data Weighted Averaging (Bdwa)  
A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC Journal article
IEEE Journal of Solid-State Circuits, 2016,Volume: 51,Issue: 2,Page: 365-377
Authors:  Chi-Hang Chan;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan (Ben) U;  Rui Paulo Martins
Favorite  |  View/Download:13/0  |  Submit date:2019/02/11
Analog-to-digital Conversion  Interleaving  Interpolation  Multibit/cycle Sar  Offset Calibration  
Multi-range, ultra-lower power, -20 to 60°C CMOS smart temperature sensor with ±0.1°C accuracy Conference paper
ISSCS 2015 - International Symposium on Signals, Circuits and Systems, Iasi, ROMANIA, JUL 09-10, 2015
Authors:  Lu S.;  Law M.-K.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:9/0  |  Submit date:2019/02/11