UM

Browse/Search Results:  1-1 of 1 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
A 13-bit 60MS/s split pipelined ADC with background gain and mismatch error calibration Conference paper
2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), Singapore, Singapore, 11-13 Nov. 2013
Authors:  Li Ding;  Wenlan Wu;  Sai-Weng Sin;  Seng-Pan U;  R.P.Martins
Favorite | View/Download:8/0 | TC[WOS]:3 TC[Scopus]:0 | Submit date:2019/02/11