×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
Title
Creator
Date Issued
Subject Area
Keyword
Document Type
Source Publication
Date Accessioned
Indexed By
Publisher
Funding Project
MOST Discipline Catalogue
Study Hall
Image search
Paste the image URL
Home
Collections
Authors
DocType
Subjects
K-Map
Evaluation
K-Integration
News
Search in the results
Collection
INSTITUTE ... [8]
Faculty of... [6]
Authors
LAM CHI SE... [6]
MAK PUI IN [3]
SIN SAI WE... [2]
RUI PAULO ... [1]
DAI NINGYI [1]
WONG MAN C... [1]
More...
Document Type
Conference... [6]
Journal ar... [6]
Date Issued
2018 [8]
2017 [1]
2016 [1]
2015 [1]
2014 [1]
Language
英语 [11]
中文 [1]
Source Publication
IEEE Trans... [2]
2018 IEEE ... [1]
CMOS INTEG... [1]
ELECTRONIC... [1]
Electronic... [1]
IEEE JOURN... [1]
More...
Funding Project
Indexed By
SCI [11]
BSCI [1]
CPCI [1]
Funding Organization
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 12
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Title Ascending
Title Descending
Issue Date Ascending
Issue Date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Author Ascending
Author Descending
Algorithmic Voltage-Feed-In Topology for Fully Integrated Fine-Grained Rational Buck-Boost Switched-Capacitor DC-DC Converters
Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 12,Page: 3455-3469
Authors:
Jiang, Yang
;
Law, Man-Kay
;
Mak, Pui-In
;
Martins, Rui P.
Favorite
|
View/Download:18/0
|
TC[WOS]:
1
TC[Scopus]:
4
|
Submit date:2019/01/17
Algorithmic voltage-feed-in (AVFI) topology
buck-boost
dc-dc
linear topology
parasitic loss
power density
rational voltage conversion ratio
reconfigurable
reference-selective bootstrapping
switched capacitor
A 220-MHz Bondwire-Based Fully-Integrated KY Converter With Fast Transient Response Under DCM Operation
Conference paper
Authors:
Zeng, Wen-Liang
;
Lam, Chi-Seng
;
Sin, Sai-Weng
;
Maloberti, Franco
;
Wong, Man-Chung
;
Martins, Rui Paulo
Favorite
|
View/Download:30/0
|
TC[WOS]:
1
TC[Scopus]:
5
|
Submit date:2018/10/30
Fully integrated KY converter
boost converter
PWM
discontinuous conduction mode (DCM)
zero current detection (ZCD)
load transient response
voltage ripple
bondwire inductor
A 220-MHz bondwire-based fully-integrated ky converter with fast transient response under DCM Operation
Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 11,Page: 3984-3995
Authors:
Zeng W.-L.
;
Lam C.-S.
;
Sin S.-W.
;
Maloberti F.
;
Wong M.-C.
;
Martins R.P.
Favorite
|
View/Download:19/0
|
TC[WOS]:
1
TC[Scopus]:
5
|
Submit date:2018/12/23
Bondwire Inductor
Boost Converter
Discontinuous Conduction Mode (Dcm)
Fully Integrated Ky Converter
Load Transient Response
Pwm
Voltage Ripple
Zero Current Detection (Zcd)
A 36-Gb/s 1.3-mW/Gb/s duobinary-signal transmitter exploiting power-efficient cross-quadrature clocking multiplexers with maximized timing margin
Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 9,Page: 3014-3026
Authors:
Chen Y.
;
Mak P.-I.
;
Boon C.C.
;
Martins R.P.
Favorite
|
View/Download:16/0
|
TC[WOS]:
2
TC[Scopus]:
5
|
Submit date:2019/02/11
Bandwidth (Bw)
Cmos
Cross-quadrature Clocking
D-type Flip-flop (Dff)
Data-dependent Jitter (Ddj)
Duobinary
Figure-of-merit (Fom)
Latch
Multi-level Signaling
Multiplexer (Mux)
Selector
Timing Margin
Design and Control of An Integrated 3-Level Boost Converter under DCM Operation
Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, Florence, ITALY, MAY 27-30, 2018
Authors:
Tan Y.
;
Lam C.-S.
;
Sin S.-W.
;
Wong M.-C.
;
Martins R.P.
Favorite
|
View/Download:13/0
|
TC[WOS]:
1
TC[Scopus]:
3
|
Submit date:2018/12/23
3-level Boost Converter
Dcm
Fast Transient Response
Low Ripple
Voltage Mode Controller
A 97.0% maximum efficiency, fast response, low voltage ripple KY boost converter for photovoltaic application
Conference paper
Proceedings - 2018 IEEE International Conference on Industrial Electronics for Sustainable Energy Systems, IESES 2018, Hamilton, NEW ZEALAND, JAN 31-FEB 02, 2018
Authors:
Wen H.J.
;
Lam C.-S.
;
Choi W.-H.
;
Wong C.-K.
;
Wong M.-C.
Favorite
|
View/Download:9/0
|
TC[WOS]:
0
TC[Scopus]:
2
|
Submit date:2018/12/23
Dc-dc Boost Converter
Efficiency
Ky Converter
Pulse-width-modulation (Pwm) Control
DC-DC Converters for WPT
Journal article
CMOS INTEGRATED CIRCUIT DESIGN FOR WIRELESS POWER TRANSFER, 2018,Page: 127-141
Authors:
Lu, Yan
;
Ki, Wing-Hung
;
Lu, Y
;
Ki, WH
Favorite
|
View/Download:23/0
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2018/10/30
Wireless power transfer
DC-DC converter
Switched-capacitor
Buck
Boost
Pulse-frequency modulation (PFM)
A 0.22-to-2.4V-input fine-grained fully integrated rational buck-boost SC DC-DC converter using algorithmic voltage-feed-in (AVFI) topology achieving 84.1% peak efficiency at 13.2mW/mm2
Conference paper
2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 11-15 Feb. 2018
Authors:
Yang Jiang
;
Man-Kay Law
;
Pui-In Mak
;
Rui P. Martins
Favorite
|
View/Download:23/0
|
TC[WOS]:
7
TC[Scopus]:
11
|
Submit date:2018/11/06
DCM operation analysis of 3-level boost converters
Journal article
ELECTRONICS LETTERS, 2017,Volume: 53,Issue: 4,Page: 270-272
Authors:
Yi-Wei Tan
;
Chi-Seng Lam
;
Sai-Weng Sin
;
Man-Chung Wong
;
Seng-Pan U
;
Rui Paulo Martins
Favorite
|
View/Download:37/0
|
TC[WOS]:
0
TC[Scopus]:
5
|
Submit date:2018/10/30
Generalized Type III Controller Design Interface for DC-DC Converters
Conference paper
IEEE Region 10 Annual International Conference, Proceedings/TENCON, Macao, China, 1-4 Nov. 2015
Authors:
Ka-Fai Chan
;
Chi-Seng Lam
;
Wen-Liang Zeng
;
Wen-Ming Zheng
;
Sai-Weng Sin
;
Man-Chung Wong
Favorite
|
View/Download:8/0
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2018/12/23