浏览/检索结果: 共11条,第1-10条 帮助

已选(0)清除 条数/页:   排序方式:
A Process- and temperature- insensitive current-controlled delay generator for sampled-data systems Conference paper
IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, Macao, PEOPLES R CHINA, NOV 30-DEC 03, 2008
作者:  Wei H.-G.;  Chio U.-F.;  Zhu Y.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
收藏  |  浏览/下载:8/0  |  提交时间:2019/02/11
Statistical spectra and distortion analysis of time-interleaved sampling bandwidth mismatch Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2008,Volume: 55,Issue: 7,Page: 648-652
作者:  Sai-Weng Sin;  U.-Fat Chio;  Seng-Pan U;  R. P. Martins
收藏  |  浏览/下载:6/0  |  提交时间:2019/02/11
Bandwidth Mismatches  Sampled-data Systems  Time-interleaved (Ti) Analog-to-digital Converter (Adc)  
Design of Very High-Frequency Multirate Switched-Capacitor Circuits – Extending the Boundaries Of CMOS Analog Front-End Filtering Book
US:Springer US, 2006
作者:  U Seng Pan;  Martins Rui Paulo;  Epifanio da Franca Jose de Albuquerque
收藏  |  浏览/下载:8/0  |  提交时间:2019/02/26
Cmos  Cmos Analog Integrated Circuit  Filter  Front-end Filtering  Gain & Offset Compensation  High-frequency  Multirate Signal Processing  Secs  Switched-capacitor  The Kluwer International Series In engIneerIng And Computer  Timing-mismatch And Jitter  Calculus  Consumption  Integrated Circuit  
A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS/s output for DDFS system in 0.35-μm CMOS Journal article
IEEE Journal of Solid-State Circuits, 2004,Volume: 39,Issue: 1,Page: 87-99
作者:  U S.-P.;  Martins R.P.;  Franca J.E.
收藏  |  浏览/下载:6/0  |  提交时间:2019/02/11
Autozeroing  Bandpass  Cmos Analog Integrated Circuits  Direct-digital Synthesis  Filters  Frequency-translated Filtering  Interpolation  Multirate Signal Processing  Sampled Data Circuits  Signal Sampling/reconstruction  Switched-capacitor Filters  
A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, Vancouver, BC, Canada, 5 23, 2004 - 5 26, 2004
作者:  Sin, Sai-Weng;  U, Seng-Pan;  Martins, R.P.
收藏  |  浏览/下载:5/0  |  提交时间:2018/11/06
Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, BANGKOK, THAILAND, MAY 25-28, 2003
作者:  Sin S.-W.;  Martins R.P.;  Franca J.E.;  Seng-Pan U
收藏  |  浏览/下载:4/0  |  提交时间:2019/02/11
Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems, PHOENIX, AZ, MAY 26-29, 2002
作者:  U S.-P.;  Martins R.P.;  Franca J.E.
收藏  |  浏览/下载:3/0  |  提交时间:2019/02/11
High-frequency low-power multirate SC realizations for NTSC/PAL digital video filtering Conference paper
ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, Sydney, NSW, Australia, 6-9 May 2001
作者:  Seng-Pan U.;  Martins R.P.;  Franca J.E.
收藏  |  浏览/下载:4/0  |  提交时间:2019/02/11
A novel half-band SC architecture for efficient analog impulse sampled interpolation Conference paper
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, Lisboa, Portugal, 9 7, 1998 - 9 10, 1998
作者:  Pan, S.-U.;  Martins, R.P.;  Franca, J.E.
收藏  |  浏览/下载:3/0  |  提交时间:2018/11/06
Impulse sampled intermittent polyphase SC FIR rational decimators with double-sampling Conference paper
Midwest Symposium on Circuits and Systems, SACRAMENTO, CA, AUG 03-06, 1997
作者:  Pan U Seng;  Martins R.P.;  Franca J.E.
收藏  |  浏览/下载:4/0  |  提交时间:2019/02/11