UM

Browse/Search Results:  1-10 of 155 Help

Selected(0)Clear Items/Page:    Sort:
A 13-bit 8-kS/s δ ∑ Readout IC Using ZCB Integrators with an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019,Volume: 27,Issue: 4,Page: 843-853
Authors:  Li,Bing;  Na,Ji Ping;  Wang,Wei;  Liu,Jia;  Yang,Qian;  Mak,Pui In
Favorite | View/Download:21/0 | TC[WOS]:1 TC[Scopus]:2 | Submit date:2019/08/22
CMOS  figure of merit (FoM)  oversampling Δ-Σ modulation  power-supply rejection ratio (PSRR)  readout IC (ROIC)  resistive sensor  Wheatstone bridge  zero-crossing-based (ZCB) integrator  
A 13-bit 8-kS/s δ ∑ Readout IC Using ZCB Integrators with an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019,Volume: 27,Issue: 4,Page: 843-853
Authors:  Li,Bing;  Na,Ji Ping;  Wang,Wei;  Liu,Jia;  Yang,Qian;  Mak,Pui In
Favorite | View/Download:71/0 | TC[WOS]:2 TC[Scopus]:2 | Submit date:2020/12/04
CMOS  figure of merit (FoM)  oversampling Δ-Σ modulation  power-supply rejection ratio (PSRR)  readout IC (ROIC)  resistive sensor  Wheatstone bridge  zero-crossing-based (ZCB) integrator  
20.7 A 72.6dB-SNDR 100MHz-BW 16.36mW CTDSM with Preliminary Sampling and Quantization Scheme in Backend Subranging QTZ Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Authors:  Wang,Wei;  Chan,Chi Hang;  Zhu,Yan;  Martins,Rui P.
Favorite | View/Download:73/0 | TC[WOS]:0 TC[Scopus]:5 | Submit date:2020/12/04
Design of a High-Speed Time-Interleaved Sub-Ranging SAR ADC with Optimal Code Transfer Technique Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019,Volume: 66,Issue: 2,Page: 489-501
Authors:  Xing D.;  Zhu Y.;  Chan C.-H.;  Maloberti F.;  Seng-Pan U.;  Martins R.P.
Favorite | View/Download:23/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
reference interference  SAR ADC  time-interleaved scheme  two-step SAR conversion  
Many-objective sizing optimization of a class-C/D VCO for ultralow-power iot and ultralow-phase-noise cellular applications Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019,Volume: 27,Issue: 1,Page: 69-82
Authors:  Martins R.;  Lourenco N.;  Horta N.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite | View/Download:26/0 | TC[WOS]:3 TC[Scopus]:12 | Submit date:2019/02/11
Dual-mode Voltage-controlled Oscillator (Voc)  Electronic Design Automation (Eda)  Many-objective Optimization  Multitest Bench Sizing Optimization  Radio Frequency (Rf) Integrated Circuits (Ics)  
A 0.0056-mm2 -249-dB-FoM All-Digital MDLL using a block-sharing offset-free frequency-tracking loop and dual multiplexed-ring VCOs Journal article
IEEE Journal of Solid-State Circuits, 2019,Volume: 54,Issue: 1,Page: 88-98
Authors:  Yang S.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite | View/Download:31/0 | TC[WOS]:3 TC[Scopus]:6 | Submit date:2019/02/11
Clock Multiplier  Digital-controlled Delay Line (Dcdl)  Frequency-tracking Loop (Ftl)  Injection-locked Phase-locked Loop (Il-pll)  Multiplying Delay-locked Loop (Mdll)  Phase Noise  Ring Voltage-controlled Oscillator (Rvco)  Root-mean-square (Rms) Jitter  
A 0.044-mm2 0.5-To-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3±0.45 dB Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 1,Page: 71-75
Authors:  Yu H.;  Chen Y.;  Boon C.C.;  Li C.;  Mak P.-I.;  Martins R.P.
Favorite | View/Download:37/0 | TC[WOS]:9 TC[Scopus]:16 | Submit date:2019/02/11
Cmos  Low-noise Amplifier (Lna)  Noise Cancelling  Noise Figure (Nf)  Resistor Feedback  Source Follower Feedback (Sff)  Wideband Input Impedance Matching  
A coin-battery-powered LDO-Free 2.4-GHz Bluetooth Low Energy/ZigBee receiver consuming 2 mA Journal article
Integration, 2019
Authors:  Balan Z.;  Ramiah H.;  Rajendran J.;  Vitee N.;  Shasidharan P.N.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite | View/Download:9/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Bluetooth Low Energy (BLE)  CMOS receiver  Current-reuse  Forward body bias  I/Q mixers  Low power  Quadrature LNA  Voltage-controlled oscillator (VCO)  ZigBee  
A 5.1-to-7.3 mW, 2.4-to-5 GHz Class-C Mode-Switching Single-Ended-Complementary VCO Achieving >190 dBc/Hz FoM Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 2,Page: 237-241
Authors:  Lim C.C.;  Ramiah H.;  Yin J.;  Kumar N.;  Mak P.-I.;  Martins R.P.
Favorite | View/Download:23/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/14
Class-c  Cmos  Current-reuse  Mode Switching  Phase Noise (Pn)  Single-ended Complementary (Sec)  Voltage-controlled Oscillator (Vco)  Wideband  
Standing out from the crowd – An investigation of the signal attributes of Airbnb listings Journal article
International Journal of Contemporary Hospitality Management, 2019,Volume: 32
Authors:  Bin Yao;  Richard T.R. Qiu;  Daisy X.F. Fan;  Anyu Liu;  Dimitrios Buhalis
View | Adobe PDF | Favorite | View/Download:284/30 | TC[WOS]:0 TC[Scopus]:10 | Submit date:2019/09/10
Signaling Theory  Big Data  Airbnb  Binomial Logistic Model  Booking Probability  Sequential Bayesian Updating  Sharing Economy