UM

Browse/Search Results:  1-10 of 43 Help

Selected(0)Clear Items/Page:    Sort:
A 0.044-mm2 0.5-To-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3±0.45 dB Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 1,Page: 71-75
Authors:  Yu H.;  Chen Y.;  Boon C.C.;  Li C.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:21/0  |  Submit date:2019/02/11
Cmos  Low-noise Amplifier (Lna)  Noise Cancelling  Noise Figure (Nf)  Resistor Feedback  Source Follower Feedback (Sff)  Wideband Input Impedance Matching  
A 5.1-to-7.3 mW, 2.4-to-5 GHz Class-C Mode-Switching Single-Ended-Complementary VCO Achieving >190 dBc/Hz FoM Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 2,Page: 237-241
Authors:  Lim C.C.;  Ramiah H.;  Yin J.;  Kumar N.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:14/0  |  Submit date:2019/02/14
Class-c  Cmos  Current-reuse  Mode Switching  Phase Noise (Pn)  Single-ended Complementary (Sec)  Voltage-controlled Oscillator (Vco)  Wideband  
Analysis of Reference Error in High-Speed SAR ADCs With Capacitive DAC Journal article
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019,Volume: 66,Issue: 1,Page: 82-93
Authors:  Li, Cheng;  Chan, Chi-Hang;  Zhu, Yan;  Martins, Rui P.
Favorite  |  View/Download:14/0  |  Submit date:2019/01/17
Reference error  reference buffer  successive-approximation-register (SAR)  analog-to-digital converter (ADC)  reference ripple  
Analysis of Reference Error in High-Speed SAR ADCs with Capacitive DAC Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019,Volume: 66,Issue: 1,Page: 82-93
Authors:  Li C.;  Chan C.-H.;  Zhu Y.;  Martins R.P.
Favorite  |  View/Download:15/0  |  Submit date:2019/02/11
analog-to-digital converter (ADC)  reference buffer  Reference error  reference ripple  successive-approximation-register (SAR)  
An Inverse-Class-F CMOS Oscillator with Intrinsic-High-Q 1st-Harmonic and 2nd-Harmonic Resonances Journal article
IEEE Journal of Solid-State Circuits, 2018,Volume: 53,Issue: 12,Page: 3528 - 3539
Authors:  Chee Cheow Lim;  Harikrishnan Ramiah;  Jun Yin;  Pui-In Mak;  Rui P. Martins
Favorite  |  View/Download:19/0  |  Submit date:2019/03/12
Figure Of Merit (Fom)  Flicker Noise Upconversion  Inverse-class-f (Class-f−1) Oscillator  Phase Noise (Pn)  Second Harmonic Resonance  Voltage-biased Oscillator  
An inverse-class-F CMOS oscillator with intrinsic-high-Q first harmonic and second harmonic resonances Journal article
IEEE Journal of Solid-State Circuits, 2018,Volume: 53,Issue: 12,Page: 3528-3539
Authors:  Lim C.C.;  Ramiah H.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:6/0  |  Submit date:2019/02/11
Figure of merit (FoM)  flicker noise upconversion  inverse-class-F (class-F-1) oscillator  phase noise (PN)  second harmonic resonance  voltage-biased oscillator  
An Inverse-Class-F CMOS Oscillator With Intrinsic-High-Q First Harmonic and Second Harmonic Resonances Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 12,Page: 3528-3539
Authors:  Lim, Chee Cheow;  Ramiah, Harikrishnan;  Yin, Jun;  Mak, Pui-In;  Martins, Rui P.
Favorite  |  View/Download:5/0  |  Submit date:2019/01/17
Figure of merit (FoM)  flicker noise upcon-version  inverse-class-F (class-F-1) oscillator  phase noise (PN)  second harmonic resonance  voltage-biased oscillator  
Process compensated bipolar junction transistor-based CMOS temperature sensor with a +/- 1.5 degrees C (3 sigma) batch-to-batch inaccuracy Journal article
ELECTRONICS LETTERS, 2018,Volume: 54,Issue: 22,Page: 1270-1271
Authors:  Sun, Dapeng;  Zhang, Tan-Tan;  Law, Man-Kay;  Mak, Pui-In;  Martins, Rui Paulo
Favorite  |  View/Download:8/0  |  Submit date:2019/01/17
resistors  calibration  CMOS integrated circuits  bipolar transistors  temperature sensors  first-batch-only calibration parameters  batch-to-batch inaccuracy  piecewise BJT process  compensation property  base recombination current  base-emitter voltage  CMOS temperature sensor  process compensated BJT  intra-die variation  spread compensation property  on-chip resistors  inter-die variation  current 3  0 muA  voltage 1  2 V  temperature-40 degC to 125 degC  size 0  036 mm  
Mixed-integrator biquad for continuous-time filters Journal article
Electronics Letters, 2018,Volume: 46,Issue: 8,Page: 561-563
Authors:  Chen, Y.;  Mak, P.-I.;  Zhou, Y.
Favorite  |  View/Download:12/0  |  Submit date:2018/11/06
A Wideband Inductorless dB-Linear Automatic Gain Control Amplifier Using a Single-Branch Negative Exponential Generator for Wireline Applications Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018,Volume: 65,Issue: 10,Page: 3196-3206
Authors:  Kong L.;  Chen Y.;  Boon C.C.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:8/0  |  Submit date:2019/02/11
Automatic Gain Control (Agc) Amplifier  Bipolar Junction Transistors (Bjts)  Cmos  Db-linear  Dynamic Range  Negative Exponential Generator (Neg)  Pseudo-exponential Function  Rational Approximation  Taylor Series