UM

Browse/Search Results:  1-10 of 132 Help

Filters                
Selected(0)Clear Items/Page:    Sort:
A 0.0056-mm2 -249-dB-FoM All-Digital MDLL using a block-sharing offset-free frequency-tracking loop and dual multiplexed-ring VCOs Journal article
IEEE Journal of Solid-State Circuits, 2019,Volume: 54,Issue: 1,Page: 88-98
Authors:  Yang S.;  Yin J.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:22/0  |  Submit date:2019/02/11
Clock Multiplier  Digital-controlled Delay Line (Dcdl)  Frequency-tracking Loop (Ftl)  Injection-locked Phase-locked Loop (Il-pll)  Multiplying Delay-locked Loop (Mdll)  Phase Noise  Ring Voltage-controlled Oscillator (Rvco)  Root-mean-square (Rms) Jitter  
A Power Sharing Control Method for Microgrid Consisting of Capacitive-coupling and Inductive-coupling Inverter Conference paper
Proceedings - 2018 IEEE International Power Electronics and Application Conference and Exposition, PEAC 2018, Shenzhen, Nov 4, 2018 - Nov 7, 2018
Authors:  Deng W.Y.;  Dai N.Y.
Favorite  |  View/Download:9/0  |  Submit date:2019/02/13
Capacitive-coupling Inverter  Droop Control  Inductive-coupling Inverter  Microgrid  
Algorithmic Voltage-Feed-In Topology for Fully Integrated Fine-Grained Rational Buck-Boost Switched-Capacitor DC-DC Converters Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 12,Page: 3455-3469
Authors:  Jiang, Yang;  Law, Man-Kay;  Mak, Pui-In;  Martins, Rui P.
Favorite  |  View/Download:8/0  |  Submit date:2019/01/17
Algorithmic voltage-feed-in (AVFI) topology  buck-boost  dc-dc  linear topology  parasitic loss  power density  rational voltage conversion ratio  reconfigurable  reference-selective bootstrapping  switched capacitor  
A Phase-Decoupled Flux-Reversal Linear Generator for Low-Speed Oscillatory Energy Conversion Using Impedance Matching Strategy Journal article
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018,Volume: 65,Issue: 9,Page: 7590-7599
Authors:  Li, Wenlong;  Chau, K. T.;  Ching, T. W.;  Liu, Chunhua
Favorite  |  View/Download:24/0  |  Submit date:2018/10/30
Flux Reversal  Impedance Matching  Linear Generation  Multiphase  Power Generation  
A Coin-Battery-Powered LDO-Free 2.4-GHz Bluetooth Low-Energy Transmitter with 34.7% Peak System Efficiency Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2018,Volume: 65,Issue: 9,Page: 1174-1178
Authors:  Peng X.;  Yin J.;  Yu W.-H.;  Mak P.-I.;  Martins R.P.
Favorite  |  View/Download:6/0  |  Submit date:2019/02/11
Battery Capacity Usage (Bcu)  Bluetooth Low-energy (Ble)  Cmos  Direct-coin-battery-powered (Dcbp)  Output Power  Power Amplifier (Pa)  System Efficiency  
Analysis, Control, and Design of a Hybrid Grid-Connected Inverter for Renewable Energy Generation With Power Quality Conditioning Journal article
IEEE Transactions on Power Electronics, 2018,Volume: 33,Issue: 8,Page: 6755-6768
Authors:  Lei Wang;  Chi-Seng Lam;  Man-Chung Wong
Favorite  |  View/Download:22/0  |  Submit date:2018/10/30
Active Power  Current Harmonics  Hybrid-coupling  Grid-connected Inverter (Hgci)  Reactive Power  Thyristor-controlled Lc (tcLc)  Unbalanced Compensation  
Adaptive Hybrid Active Power Filters Book
Singapore:Springer, 2018
Authors:  Lei Wang;  Man-Chung Wong;  Chi-Seng Lam
Favorite  |  View/Download:10/0  |  Submit date:2019/02/22
Power Electronics  Pulse Width Modulations  Power Converters  Active Power Filters  Hybrid Active Power Filters  Static Var Compensators  Thyristor Controlled Lc Coupling Hybrid Active Power Filters  Low Dc-link Voltage  Wide Compensation Range  Power Quality Compensators  
Nano-Watt Class Energy-Efficient Capacitive Sensor Interface with On-Chip Temperature Drift Compensation Journal article
IEEE Sensors Journal, 2018,Volume: 18,Issue: 7,Page: 2870-2882
Authors:  Zhang T.-T.;  Law M.-K.;  Mak P.-I.;  Vai M.-I.;  Martins R.P.
Favorite  |  View/Download:15/0  |  Submit date:2019/02/11
Capacitive Sensor Interface  Energy Efficiency  High Accuracy  Mismatch Errors  Pressure Sensor  Temperature Compensation  Two-step Incremental-adc  Ultra-low Power  
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 3,Page: 850-860
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Zhang, Wai-Hong;  Seng-Pan, U.;  Martins, Rui Paulo
Favorite  |  View/Download:35/0  |  Submit date:2018/10/30
1-then-2 B/cycle Sar Adc  Analog-to-digital Conversion  Background Offset Calibration  Multi-bit/cycle Sar Adc  Time Interleaving  
A dual-output SC converter with dynamic power allocation for multicore application processors Conference paper
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Authors:  Jiang J.;  Lu Y.;  Liu X.;  Ki W.-H.;  Mok P.K.T.;  Seng-Pan U.;  Martins R.P.
Favorite  |  View/Download:2/0  |  Submit date:2019/02/11