UM  > 微電子研究院
A 0.22-to-2.4V-input fine-grained fully integrated rational buck-boost SC DC-DC converter using algorithmic voltage-feed-in (AVFI) topology achieving 84.1% peak efficiency at 13.2mW/mm2
Yang Jiang1; Man-Kay Law1; Pui-In Mak1; Rui P. Martins1,2
2018
Conference Name65th IEEE International Solid-State Circuits Conference (ISSCC)
Source Publication2018 IEEE International Solid - State Circuits Conference - (ISSCC)
Pages422-424
Conference Date11-15 Feb. 2018
Conference PlaceSan Francisco, CA
Author of SourceInstitute of Electrical and Electronics Engineers Inc.
Other Abstract

Most existing switched-capacitor (SC) DC-DC converters only offer a few voltage conversion ratios (VCRs), leading to significant efficiency fluctuations under wide input/output dynamics (e.g. up to 30% in [1]). Consequently, systematic SC DC-DC converters with fine-grained VCRs (FVCRs) become attractive to achieve high efficiency over a wide operating range. Both the Recursive SC (RSC) [2,3] and Negator-based SC (NSC) [4] topologies offer systematic FVCR generations with high conductance, but their binary-switching nature fundamentally results in considerable parasitic loss. In bulk CMOS, the restriction of using low-parasitic MIM capacitors for high efficiency ultimately limits their achievable power density to 2. This work reports a fully integrated fine-grained buck-boost SC DC-DC converter with 24 VCRs. It features an algorithmic voltage-feed-in (AVFI) topology to systematically generate any arbitrary buck-boost rational ratio with optimal conduction loss while achieving the lowest parasitic loss compared with [2,4]. With 10 main SC cells (MCs) and 10 auxiliary SC cells (ACs) controlled by the proposed reference-selective bootstrapping driver (RSBD) for wide-range efficient buck-boost operations, the AVFI converter in 65nm bulk CMOS achieves a peak efficiency of 84.1% at a power density of 13.2mW/mm2over a wide range of input (0.22 to 2.4V) and output (0.85 to 1.2V). © 2018 IEEE.

DOIhttp://doi.org/10.1109/ISSCC.2018.8310364
Indexed BySCI
Language英语
WOS Research AreaEngineering
WOS SubjectEngineering, Electrical & Electronic
WOS IDWOS:000459205600174
Fulltext Access
Citation statistics
Cited Times [WOS]:6   [WOS Record]     [Related Records in WOS]
Document TypeConference paper
CollectionINSTITUTE OF MICROELECTRONICS
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
Affiliation1.University of Macau, Macau, China,
2.Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal
First Author AffilicationUniversity of Macau
Recommended Citation
GB/T 7714
Yang Jiang,Man-Kay Law,Pui-In Mak,et al. A 0.22-to-2.4V-input fine-grained fully integrated rational buck-boost SC DC-DC converter using algorithmic voltage-feed-in (AVFI) topology achieving 84.1% peak efficiency at 13.2mW/mm2[C]//Institute of Electrical and Electronics Engineers Inc.,2018:422-424.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Yang Jiang]'s Articles
[Man-Kay Law]'s Articles
[Pui-In Mak]'s Articles
Baidu academic
Similar articles in Baidu academic
[Yang Jiang]'s Articles
[Man-Kay Law]'s Articles
[Pui-In Mak]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Yang Jiang]'s Articles
[Man-Kay Law]'s Articles
[Pui-In Mak]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.