UM  > 微電子研究院
A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS
Yan Zhu1; Chi-Hang Chan1; U-Fat Chio1; Sai-Weng Sin1; Seng-Pan U1; Rui Paulo Martins1,2; Franco Maloberti1,3
2010
Source PublicationIEEE Journal of Solid-State Circuits
ISSN0018-9200
Volume45Issue:6Pages:1111-1121
Abstract

A 1.2 V 10-bit 100 MS/s Successive Approximation (SA) ADC is presented. The scheme achieves high-speed and low-power operation thanks to the reference-free technique that avoids the static power dissipation of an on-chip reference generator. Moreover, the use of a common-mode based charge recovery switching method reduces the switching energy and improves the conversion linearity. A variable self-timed loop optimizes the reset time of the preamplifier to improve the conversion speed. Measurement results on a 90 nm CMOS prototype operated at 1.2 V supply show 3 mW total power consumption with a peak SNDR of 56.6 dB and a FOM of 77 fJ/conv-step. © 2006 IEEE.

KeywordCharge-recovery Reference-free Switched Technique
DOIhttp://doi.org/10.1109/JSSC.2010.2048498
URLView the original
Indexed BySCI
Language英语
WOS Research AreaEngineering
WOS SubjectEngineering, Electrical & Electronic
WOS IDWOS:000281763900003
The Source to ArticleScopus
Fulltext Access
Citation statistics
Cited Times [WOS]:314   [WOS Record]     [Related Records in WOS]
Document TypeJournal article
CollectionINSTITUTE OF MICROELECTRONICS
Faculty of Science and Technology
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
Corresponding AuthorYan Zhu; Rui Paulo Martins; Franco Maloberti
Affiliation1.Analog and Mixed Signal VLSI Laboratory and Faculty of Science and Technology, University of Macau, Macao, China
2.on leave from Instituto Superior Técnico/TU of Lisbon, Portugal
3.the Electronic Department, University of Pavia, Italy
First Author AffilicationFaculty of Science and Technology
Corresponding Author AffilicationFaculty of Science and Technology
Recommended Citation
GB/T 7714
Yan Zhu,Chi-Hang Chan,U-Fat Chio,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS[J]. IEEE Journal of Solid-State Circuits,2010,45(6):1111-1121.
APA Yan Zhu.,Chi-Hang Chan.,U-Fat Chio.,Sai-Weng Sin.,Seng-Pan U.,...&Franco Maloberti.(2010).A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS.IEEE Journal of Solid-State Circuits,45(6),1111-1121.
MLA Yan Zhu,et al."A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS".IEEE Journal of Solid-State Circuits 45.6(2010):1111-1121.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Yan Zhu]'s Articles
[Chi-Hang Chan]'s Articles
[U-Fat Chio]'s Articles
Baidu academic
Similar articles in Baidu academic
[Yan Zhu]'s Articles
[Chi-Hang Chan]'s Articles
[U-Fat Chio]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Yan Zhu]'s Articles
[Chi-Hang Chan]'s Articles
[U-Fat Chio]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.