UM  > 微電子研究院
A fifth-order 20-MHz transistorized-LC-ladder LPF with 58.2-dB SFDR, 68-μW/Pole/MHz efficiency, and 0.13-mm2 die size in 90-nm CMOS
Chen Y.2; Mak P.-I.1; Zhang L.2; Qian H.2; Wang Y.2
2013-01-15
Source PublicationIEEE Transactions on Circuits and Systems II: Express Briefs
ISSN15497747
Volume60Issue:1Pages:11-15
Abstract

A novel transistorized-LC-ladder low-pass filter (LPF) is realized by combining source followers with Q-enhanced floating differential active inductors. It features a small number of active devices to minimize the sources of nonlinearity and noise and a robust frequency response against process variations and device mismatches. A fifth-order 20-MHz LPF prototype is fabricated in 90-nm CMOS. It measures a 58.2-dB spurious-free dynamic range with 6.8 mW of power, which corresponds to a selectivity efficiency of 68-μ W pole MHz favorably comparable with the state of the art. The die size is merely 0.13 mm. © 2004-2012 IEEE.

KeywordActive Inductor Cmos Continuous Time Floating Differential Active Inductor (Fdai) Low-pass Filter (Lpf) Source Follower (Sf)
DOI10.1109/TCSII.2012.2234894
URLView the original
Indexed BySCI
WOS Research AreaEngineering
WOS SubjectEngineering, Electrical & Electronic
WOS IDWOS:000316262000003
Fulltext Access
Citation statistics
Cited Times [WOS]:7   [WOS Record]     [Related Records in WOS]
Document TypeJournal article
CollectionINSTITUTE OF MICROELECTRONICS
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
Affiliation1.Universidade de Macau
2.Tsinghua University
Recommended Citation
GB/T 7714
Chen Y.,Mak P.-I.,Zhang L.,et al. A fifth-order 20-MHz transistorized-LC-ladder LPF with 58.2-dB SFDR, 68-μW/Pole/MHz efficiency, and 0.13-mm2 die size in 90-nm CMOS[J]. IEEE Transactions on Circuits and Systems II: Express Briefs,2013,60(1):11-15.
APA Chen Y.,Mak P.-I.,Zhang L.,Qian H.,&Wang Y..(2013).A fifth-order 20-MHz transistorized-LC-ladder LPF with 58.2-dB SFDR, 68-μW/Pole/MHz efficiency, and 0.13-mm2 die size in 90-nm CMOS.IEEE Transactions on Circuits and Systems II: Express Briefs,60(1),11-15.
MLA Chen Y.,et al."A fifth-order 20-MHz transistorized-LC-ladder LPF with 58.2-dB SFDR, 68-μW/Pole/MHz efficiency, and 0.13-mm2 die size in 90-nm CMOS".IEEE Transactions on Circuits and Systems II: Express Briefs 60.1(2013):11-15.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Chen Y.]'s Articles
[Mak P.-I.]'s Articles
[Zhang L.]'s Articles
Baidu academic
Similar articles in Baidu academic
[Chen Y.]'s Articles
[Mak P.-I.]'s Articles
[Zhang L.]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Chen Y.]'s Articles
[Mak P.-I.]'s Articles
[Zhang L.]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.