| Design and Optimization of a Class-C/D VCO for Ultra-Low-Power IoT and Cellular Applications | |
Martins R.1; Lourenco N.1; Horta N.1; Yin J.2; Mak P.-I.2 ; Martins R.P.2
| |
| 2018-08-13 | |
| Source Publication | SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design |
| Pages | 129-132 |
| Abstract | The proper analysis of design tradeoffs of Voltage-controlled oscillators (VCOs) embedded in state-of-the-art multistandard transceivers is tedious and impractical, as a large amount of conflicting performance figures obtained from multiple modes, test benches and/or analysis must be considered simultaneously. In this paper, the performance boundaries of a complex dual-mode class-C/D VCO are extended using a framework for automatic sizing of radio-frequency (RF) integrated circuit (IC) blocks, where an all-inclusive test bench formulation enhanced with a measurement processing system enables the optimization of 'everything-at-once' towards its true optimal tradeoffs. The dual-mode design and optimization conducted provided 512 design solutions with figures-of-merit above 192 dBc/Hz, pushing this topology to its performance limits on a 65 nm technology, by reducing 24% of the power consumption of the original design, while also showing its potential for ultra-low power, with more than 94% reduction. |
| DOI | 10.1109/SMACD.2018.8434853 |
| URL | View the original |
| Language | 英語 |
| Fulltext Access | |
| Citation statistics | |
| Document Type | Conference paper |
| Collection | DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING |
| Affiliation | 1.Instituto Superior Técnico 2.Universidade de Macau |
| Recommended Citation GB/T 7714 | Martins R.,Lourenco N.,Horta N.,et al. Design and Optimization of a Class-C/D VCO for Ultra-Low-Power IoT and Cellular Applications[C],2018:129-132. |
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment