UM  > 微電子研究院
A 12b 180MS/s 0.068mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction
Jianyu Zhong1; Yan Zhu1; Chi-Hang Chan1; Sai-Weng Sin1; Seng-Pan U1,2; R. P. Martins1,3
2016-10-18
Conference Name46th European Solid-State Device Research Conference (ESSDERC) / 42nd European Solid-State Circuits Conference (ESSCIRC)
Source PublicationESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference
Volume2016-October
Pages169-172
Conference Date12-15 Sept. 2016
Conference PlaceLausanne, Switzerland
Abstract

This paper presents a 12b 180 MS/s partial-interleaving Pipelined-SAR analog-to-digital converter (ADC). The 1-stage is implemented with a 2b/cycle SAR ADC for high speed, where we propose a merged-residue-DAC technique to improve the noise performance. The capacitor pre-charging in conventional 2b/cycle operation wastes settling time and switching energy, while with this design approach the switching procedure is optimized to avoid the pre-charging for tri-level reference generation. The prototype ADC fabricated in 65nm CMOS achieves a SNDR of 63.8dB @DC input with 6mW power dissipation from a 1.2V supply, leading to a FoM @DC of 26.3 fJ/conv.-step.

DOIhttp://doi.org/10.1109/ESSCIRC.2016.7598269
URLView the original
Indexed BySCI
Language英语
WOS Research AreaEngineering
WOS SubjectEngineering, Electrical & Electronic
WOS IDWOS:000386656300040
Fulltext Access
Citation statistics
Cited Times [WOS]:9   [WOS Record]     [Related Records in WOS]
Document TypeConference paper
CollectionINSTITUTE OF MICROELECTRONICS
Faculty of Science and Technology
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
Affiliation1.State-Key Laboratory of Analog and Mixed Signal VLSI. Dept. of ECE, Faculty of Science and Technology, University of Macau, Macao, China
2.Synopsys Macau Ltd.
3.On leave from Instituto Superior Técnico/Universidade de Lisboa, Lisbon, Portugal
First Author AffilicationFaculty of Science and Technology
Recommended Citation
GB/T 7714
Jianyu Zhong,Yan Zhu,Chi-Hang Chan,et al. A 12b 180MS/s 0.068mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction[C],2016:169-172.
Files in This Item:
There are no files associated with this item.
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Jianyu Zhong]'s Articles
[Yan Zhu]'s Articles
[Chi-Hang Chan]'s Articles
Baidu academic
Similar articles in Baidu academic
[Jianyu Zhong]'s Articles
[Yan Zhu]'s Articles
[Chi-Hang Chan]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Jianyu Zhong]'s Articles
[Yan Zhu]'s Articles
[Chi-Hang Chan]'s Articles
Terms of Use
No data!
Social Bookmark/Share
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.