Browsing by Author Sin, Sai Weng (冼世榮)

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 38  next >
Issue DateTitleAuthor(s)
2010-01A 1.2-V 10-bit 60-360MS/s time-interleaved pipelined ADC in 0.18µm CMOS with minimized supply headroomSin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-06A 10-bit 100-MS/s Reference-Free SAR ADC in 90nm CMOSZhu, Yan (朱燕); Chan, Chi Hang (陳知行); Chio, U Fat; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2012-05A 10MHz BW 78dB DR CT ΣΔ modulator with novel switched high linearity VCO-based quantizerHe, Tao (何濤); Jiang, Yang; Du, Yun (杜蘊); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-09An 11b 60MS/S 2.1mW two-step time-interleaved SAR-ADC with reused S&HSin, Sai Weng (冼世榮); Ding, Li; Zhu, Yan (朱燕); Wei, He Gong; Chan, Chi Hang (陳知行); Chio, U Fat; U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2013-08A 2.3 mw 10-bit 170 ms/s two-step binary-search assisted time-interleaved SAR ADCWong, Si Seng; Chio, U Fat; Zhu, Yan; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva
2011-11A 35 fJ 10b 160 MS/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancellationZhu, Yan (朱燕); Chan, Chi Hang (陳知行); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2011-11-16A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparatorsWong, Si-Seng; Chio, U Fat; Chan, Chi Hang (陳知行); Choi, Hou Lon; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2013-09A 5-bit 1.25-GS/s 4x-capacitive-folding flash ADC in 65nm CMOSChan, Chi Hang; Zhu, Yan (諸嫣); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva; Maloberti, Franco
2011-09A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss calibrationChio, U Fat; Chan, Chi Hang (陳知行); Choi, Hou Lon; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-08A charge pump based timing-skew calibration for time-interleaved ADCZhang, Peng (張鵬); Chen, Zhi Jie (陳志杰); Wei, He Gong (魏和功); Chio, U Fat; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva; Wang, Zhi Hua
2011-08Clock-jitter sensitivity reduction in CT ΣΔ modulators using voltage-crossing detection DACJiang, Yang (江洋); Cai, Chen Yan; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva
2009-11Comparator-based successive folding ADCChio, U Fat; Choi, Hou Lon; Chan, Chi Hang (陳知行); Wong, Si Seng; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva
2010-08Design and experimental verification of a power effective flash-SAR subranging ADCChio, U Fat; Wei, He Gong; Zhu, Yan (朱燕); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2012-12-02Design techniques for nanometer wideband power-efficient CMOS ADCsU, Seng Pan (余成斌); Sin, Sai Weng (冼世榮); Zhu, Yan (朱燕); Chio, U Fat; Wei, He Gong (魏和功); Martins, Rui Paulo Da Silva
2010-09A digital background nonlinearity calibration algorithm for pipelined ADCsFei, Yuan (費遠); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-08A dual-VCO-based quantizer with highly improved linearity and enlarged dynamic rangeHe, Tao (何濤); Du, Yun (杜蘊); Jiang, Yang (江洋); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva
2010-12An efficient DAC and interstage gain error calibration technique for multi-bit pipelined ADCsDing, Li; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva
2012-08An ELD tracking compensation technique for active-RC CT ΣΔ modulatorsCai, Chen Yan; Jiang, Yang; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-12A fixed-pulse shape feedback technique with reduced clock-jitter sensitivity in continuous-time sigma-delta modulatorsJiang, Yang (江洋); Wong, Kim Fai (黃儉輝); Cai, Chen Yan; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-08FPGA-based decoupled double synchronous reference frame PLL for active power filtersSun, Bo; Dai, Ning Yi (戴寧怡); Chio, U Fat; Wong, Man Chung (黃民聰); Wong, Chi Kong (黃志剛); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, R. P.