Browsing by Author Martins, Rui Paulo Da Silva (馬許願)

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 24  next >
Issue DateTitleAuthor(s)
2010-01A 1.2-V 10-bit 60-360MS/s time-interleaved pipelined ADC in 0.18µm CMOS with minimized supply headroomSin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-06A 10-bit 100-MS/s Reference-Free SAR ADC in 90nm CMOSZhu, Yan (朱燕); Chan, Chi Hang (陳知行); Chio, U Fat; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2012-05A 10MHz BW 78dB DR CT ΣΔ modulator with novel switched high linearity VCO-based quantizerHe, Tao (何濤); Jiang, Yang; Du, Yun (杜蘊); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-09An 11b 60MS/S 2.1mW two-step time-interleaved SAR-ADC with reused S&HSin, Sai Weng (冼世榮); Ding, Li; Zhu, Yan (朱燕); Wei, He Gong; Chan, Chi Hang (陳知行); Chio, U Fat; U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2011-11A 35 fJ 10b 160 MS/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancellationZhu, Yan (朱燕); Chan, Chi Hang (陳知行); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2011-11-16A 4.8-bit ENOB 5-bit 500MS/s binary-search ADC with minimized number of comparatorsWong, Si-Seng; Chio, U Fat; Chan, Chi Hang (陳知行); Choi, Hou Lon; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-09A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss calibrationChio, U Fat; Chan, Chi Hang (陳知行); Choi, Hou Lon; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-08Design and experimental verification of a power effective flash-SAR subranging ADCChio, U Fat; Wei, He Gong; Zhu, Yan (朱燕); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Maloberti, Franco
2010-09A digital background nonlinearity calibration algorithm for pipelined ADCsFei, Yuan (費遠); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2012-08An ELD tracking compensation technique for active-RC CT ΣΔ modulatorsCai, Chen Yan; Jiang, Yang; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-12A fixed-pulse shape feedback technique with reduced clock-jitter sensitivity in continuous-time sigma-delta modulatorsJiang, Yang (江洋); Wong, Kim Fai (黃儉輝); Cai, Chen Yan; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-10A FPGA-based power electronics controller for hybrid active power filtersSun, Bo; Chio, U Fat; Lam, Chi Seng (林智聲); Dai, Ning Yi (戴寧怡); Wong, Man Chung (黃民聰); Wong, Chi Kong (黃志剛); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2010-10Generalized low-voltage circuit techniques for very high-speed time-interleaved analog-to-digital convertersSin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2012-05High-/mixed-voltage analog and RF circuit techniques for nanoscale CMOSMak, Pui In (麥沛然); Martins, Rui Paulo Da Silva (馬許願)
2010-04-01Linearity analysis on a series-split capacitor array for high-speed SAR ADCsZhu, Yan (朱燕); Chio, U Fat; Wei, He Gong; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-08A multi-merged-switched redundant capcitive DACs for 2b/cycle SAR ADCZhong, Jian Yu; Zhu, Yan (朱燕); Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-10A nonlinearity digital background calibration algorithm for 2.5bit/stage pipelined ADCs with opamp sharing architectureSin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願); Fei, Yuan (費遠)
2011-10-08A nonlinearity digital background calibration algorithm for 2.5bit/stage pipelined ADCS with OPAMP sharing architectureFei, Yuan; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-10NTF zero compensation technique for passive sigma-delta modulatorHussain, Arshad; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)
2011-08A passive excess-loop-delay compensation technique for Gm-C based continuous-time ΣΔ modulatorsCai, Chen Yan; Jiang, Yang; Sin, Sai Weng (冼世榮); U, Seng Pan (余成斌); Martins, Rui Paulo Da Silva (馬許願)